Discussions

The proposed MP3 decoder system runs under 20 MHz on ADS simulation. The assembly code function improves performance by three times; the reasons are lack of registers and multiplication overhead. The polyphase function has too many variables and by calling convention the compiler can not optimize this function; the bottleneck causes the program to generate a great number of register pushes and pops in order to provide enough registers, the pushes and pops are load and store instructions, the load and store instructions degrade the performance. The ARM instruction specific assembly function is to fully utilize all registers, there is no more excessive load and store instructions. The general multiplication libraries for ARM are designed by using 32-bit multiply instructions; in this decoder, 64-bit multiply instructions are adopted for multimedia calculation. The direct inline assembly code is more efficient than calling the one in libraries. Then the software is compiled and run by ACARM9. The software porting of memory relocation and interrupt service routine do not take too many cycles overhead, the decoder system on platform baseboard can be run without any error at 24MHz.

Chapter 7

Conclusions and Future Works

Chapter 2 describes preliminaries of this thesis. We give the overview of ARM9E-S and the MPEG 1 Layer-3 audio decoder. Also, we introduce the instruction set architecture (ISA) that we adopt for ACARM9 and overview of the audio decoding procedure. In the end, the overview of platform baseboard is presented.

Chapter 3 describes the proposed processor core. Chapter 4 describes the proposed platform-based system. Chapter 5 describes the proposed MP3 decoder software design and Chapter 6 discusses the experimental results.

In the future work, a more efficient embedded system with a variety of functionalities will be developed. More user interface control and interrupt will be concerned; the hardware and software partition for various reasons are under research.

On the other hand, more additional multimedia application like MPEG video decoding will be studied in the future.

References

[1] http://www.arm.com/

[2] The Helix MP3 Decoder, https://datatype.helixcommunity.org/Mp3dec

[3] Steve Furber, ARM System-on-Chip Architecture, Second Edition, Addison Wesley, 2000.

[4] ARM, RealView Platform Baseboard for ARM926EJ-S HBI-0117 User Guide.

[5] ARM, ARM926EJ-S Development Chip Reference Manual.

[6] ARM, ARM Architecture Reference Manual.

[7] ARM, Versatile/LT-XC2V4000+ Logic Tile User Guide.

[8] ARM, Versatile/PB926EJ-S FAQ v1.0 - Last updated September 2004.

[9] ARM, ARM Developer Suite Version 1.2, Getting Started.

[10] ARM, ARM Developer Suite Version 1.2, Developer Guide.

[11] ARM, ARM Developer Suite Version 1.2, AXD and armsd Debuggers Guide.

[12] ARM, ARM Developer Suite Version 1.2, Compilers and Libraries Guide.

[13] ARM, ARM Developer Suite Version 1.2, Linker and Utilities Guide.

[14] ARM, Application Note 115, Using the Audio Codec on ARM Development Boards.

[15] ARM, Application Note 119, Implementing AHB Peripherals in Virtex 2 Logic Tiles.

[16] ARM, Application Note 128, Logic Tile Flashing LED Example.

[17] ARM, AMBA Interrupt Controller Data Sheet.

[18] ARM, ARM9E-S Core Revision: r2p1 Technical Reference Manual.

[19] ARM, GX 175 Multiport Memory Controller Revision: r0p0 Technical Reference Manual.

[20] ARM, PrimeCell Advanced Audio CODEC Interface (PL041) Technical Reference Manual.

[21] ARM, PrimeCell PS2 Keyboard/Mouse Interface (PL050) Technical Reference Manual.

[22] ARM, PrimeCell DMA Controller (PL080) Revision: r1p1 Technical Reference Manual.

[23] ARM, PrimeCell Vectored Interrupt Controller (PL190)Revision: r1p2 Technical Reference Manual.

[24] Xilinx, Virtex-II Platform FPGAs: Complete Data Sheet.

[25] Xilinx, Virtex-II Platform FPGA User Guide.

[26] Xilinx, Libraries Guide ISE 6.li.

[27] Vijaykuinar Gurkhe, "OPTIMIZATION OF AN MP3 DECODER ON THE ARM PROCESSOR," TENCON 2003.

[28] K. Ramkishor, V. Gunashree, "Real Time Implementation of MPEG-4 Video Decoder on ARM7TDMI," Digital Multimedia Group eMuzed Bangalore India, Mobile Multimedia Solutions Sasken Communication Technologies Ltd Bangalore India, May 24 2001 Hang Kong.

[29] Wen-Kai Huang, I-Ting Lin, Shi-Wei Chen and Ing-Jer Huang, "A Cost-Effective Media Processor for Embedded Applications," Department of Computer Science and Engineering National Sun Yat-sen University Kaohsiung, Taiwan, 0-7803-8834-8/05/$20.00, 2005 IEEE.

[30] Chang-Hung Yang, Chin-Yu Huang, Tsui-Ying Hung, Tung-Ju Chiang, and Yung-Ruei Chang, "Software and Hardware co-design for MP3 Decoder,"

Department of Computer Science National Tsing Hua University Hsinchu, Taiwan, Institute of Nuclear Energy Research Atomic Energy Council Taoyuan, Taiwan,

[31] ISO/IEC 11172-3:1993, "Information technology -- Coding of moving pictures and associated audio for digital storage media at up to about 1,5 Mbit/s -- Part 3:

Audio".

[32] Yang-Fan Mu, "Study and Implementation of MPEG1 Layer3 Audio Decoding,"

Master’s thesis, Control Engineering Group Department of Engineering Science National Cheng Kung University, Tainan, Taiwan 701, R.O.C., Jun. 2004.

[33] Zih-Cheng Huang, "Implementation & Performance Analysis of MP3 Player over ARM9 Platform," Master’s thesis, Master of Science in Department of Computer Science and Engineering National Sun Yat-sen University Kaohsiung, Taiwan, Jul.

2005.

[34] Shao-Hean Hsu, "Implementation of MP3 Playout System on ARM-based SoC Development Platform," Master’s thesis, Master of Science in Department of Computer Science and Engineering National Sun Yat-sen University Kaohsiung, Taiwan, Jul. 2004.

[35] Jun-Sheng Zheng, "Hierarchical Interface Design Methodology: Using Real -Time MPEG1 Audio layer3 codec as a case," Master’s thesis, Department of Electrical Engineering National Cheng Kung University Tainan, Taiwan, R.O.C, Jul. 2002.

[36] Hsiao- Lun Liao, "Platform-based Hardware/Software CoDesign for MP3 Decoder," Master’s thesis, Department of Electrical Engineering National Cheng Kung University Tainan, Taiwan, R.O.C., Jul. 2004.

[37] Jianwei Wang, "Hardware/Software Codesign of MP3 Decoder with 36/32-point (I)DCT Accelerators," Master’s thesis, Microelectronics Department of Electrical Engineering Faculty of Electrical Engineering, Mathematics and Computer Science, Jul. 2005.

[38] KRISTER LAGERSTRÖ M, "Design and Implementation of an MPEG-1 Layer

III Audio Decoder," Master’s Thesis Computer Science and Engineering Program CHALMERS UNIVERSITY OF TECHNOLOGY Department of Computer Engineering, May 2001.

[39] Hung-Chih Lai, "REAL-TIME IMPLEMENTATION OF MPEG-1 LAYER 3 AUDIO DECODER ON A DSP CHIP," Department of Electrical and Control Engineering College of Electrical Engineering and Computer Science National Chiao-Tung University, Jun. 2001.

[40] Y. -C. Fong, "A High-Speed Area-Minimized Reconfigurable Adder Design,"

Master’s thesis, National Chiao Tung University, Department of Electronics Engineering, Jul. 2006

[41] H. -K. Ling, "A High-Performance Reconfigurable Sub-Word Parallel Multiplier-Accumulator Design," Master’s thesis, National Chiao Tung University, Department of Electronics Engineering, Jul. 2006.

[42] http://www.mp3-tech.org/

[43] Dimitrakopoulos, G.; Nikolos, D., ”High-speed parallel-prefix VLSI Ling adders” , IEEE Trans. Computers, vol. 54, Issue 2, pp. 225-231, Feb. 2005.