未來展望

在本論文中所提出混合型的架構，能有效實現置中型脈波寬度調變器，

另外針對高速的脈波寬度調變器作一設計，利用帄行處理的方式，將硬體擴 展降低數位電路對頻率的要求，而電路元件的設計盡可能簡化數位邏輯單 元，讓整體效能可以最佳化。

以下將提出幾點可以精進置中型脈波寬度調變器的電路設計方式之臆 測，並論述所提出數位電路與鎖定迴路建構的改良想法。

1. 在置中型的脈衝要求比起靠邊型脈衝多一位元，頇要 2ⁿ⁺¹筆脈衝訊號，

這會導致延遲鎖定迴路設計要求提高，如果以靠邊型所需脈衝量去實 現置中型，建議在追鎖的部分去偵測參考訊號上升與下降邊緣的延遲 時間是否準確，目前僅偵測上升邊緣所以在在下降邊緣因為波寬的大 小，決定下降邊緣的位子，這樣一來較不準確，若能兩者都可偵測將 能把各脈衝的下降邊緣為合成脈波寬度的條件之一。

2. 使用混合型是為了配合循環式的延遲鎖定迴路，使得延遲鎖定迴路延 遲元件設計較簡單，然而混合型將面臨到延遲元件與計數器的匹配問 題 Choke effect[35]這將會是混合型設計的問題，因此若使用混合型需 拿捏兩者之間的權重，二來混合型當致能訊號去選擇脈衝時，兩邊時 間必頇要匹配延遲時間的控制將會設計一大挑戰；因此若能將上升以 及下降合成的脈衝訊號拆成兩大電路，各個電路區塊皆為獨立不相互 交錯，在兩電路輸出端選擇所需脈衝進行合成即可，可以降低致能訊 號間的等待。

3. 可以發現數位電路在切換上，耗能占最大的影響，而數位電路僅是高 低準位的差別而已，假使將數位電源降低操作，且不影響高低電位的 判斷準確性，總消耗能量勢必可以縮減。

4. 高頻率的脈波寬度調變，僅只是把第二大根的諧波往更遠地方推，在 未來設計應改將解析度提高，使 Noise floor 可以降低，像是低速但超 高位元解析的脈波寬度調變器，在設計上可以用比較低速的元件去達 成，可以達到良好的輸出效果，二來受限於 FPGA 板的設計，更高頻 的頻率，使得 FPGA 輸出振幅失真，導致數位電路無法正常運作。

參 考 文 獻

[1] L. R. Kahn, “Single-Sideband Transmission by Envelope Elimination and Restoration,” Proc. IRE, vol. 40, no.7, pp. 803-806, Jul. 1952.

[2] L. R. Kahn, “Intermodulation distortion in Kahn-technique transmitters,”

IEEE Trans.on Microwave Theory Tech, vol. 40, no.7, pp. 803-806, Jul. 1952.

[3] E. McCune, “Advanced architectures for high-efficiency multi-mode, multi-band terminal power amplifiers,” in Proc. IEEE Radio Wireless Conf., 2004, pp.167-170.

[4] P. T. M. van Zeijl, and M. Collados, “A Digital Envelope Modulator for a WLAN OFDM Polar Transmitter in 90 nm CMOS,” IEEE J. Solid-State Circuits, vol. 42, no. 10, pp. 2204-2211, Oct. 2007.

[5] K. C. Peng, J. K. Jau and T. S. Horng, “A novel EER transmitter using two-point delta-sigma modulation scheme for WLAN and 3G applications,”

in Proc. IEEE MTT-S Int. Microwave Symp. Dig., 2002, pp. 1651-1654.

[6] I . Zhang, B. Shi, and Y. Lian, “Performance Evaluation on Polar Transmitters Using Delta and Sigma modulations,” in Inter. Conf. on Information, Communications & Signal Processing, 2007, pp. 1-4.

[7] M. Taromaru, N. Ando, T. Kodera, and K. Yano, “An EER Transmitter Architecture with Burst-Width Envelope Modulation Based on Triangle-Wave Comparison PWM,” in Proc. IEEE Symp. Personal Indoor and Mobile Radio Communications, 2007, pp. 1-5.

[8] J. H. Chen, H. S. Yang, and Y. J. E. Chen, “A Technique for Implementing Wide Dynamic-Range Polar Transmitters,” IEEE Trans. on Microw. Theory and Tech., vol. 58, no. 9, pp. 2368-2374, Sept. 2010.

[9] J. H. Chen, H. S. Yang, and Y. J. E. Chen, “A Multi-Level Pulse Modulated Polar Transmitter Using Digital Pulse-Width Modulation,” IEEE Microw.

Wireless Compon. Lett., vol. 20, No. 5, pp. 295-297 , May 2010.

[10] J. H. Chen, H. S. Yang, H.C. Lin, and Y. J. E. Chen, “A Polar-Transmitter Architecture Using Multiphase Pulse-width Modulation,” IEEE Trans.

Circuits and Syst. I. Reg. Papers, vol. 58, no. 2, pp. 244-252, Feb. 2011.

[11] C.H. Kuo, S.L. Liao, “An All-Digital ΔΣ Envelope Modulator for EER-Based on CMOS Standard Cell Design,” in Proc. The 9th IEEE NEWCAS Conf., Bordeaux, Jun. 2011, pp. 325-328.

[12] SAW/FBAR Devices, Datasheet, FAR-F5KA-836M50-D4DF, V2.1b, TAIYO YUDEN CO., LTD., Tokyo, Japan, Mar. 2010.

[13] M. Park, M. H. Perrott, and R. B. Staszewski “An ampulitude resoluation improvement of an RF-DAC employing pulsewith modulation,” IEEE Trans.

Circuit Syst. I, Reg. Papers, vol. 58, no. 1, pp. 2590–2063, 2011.

[14] E. M. Umali, S. Yokozawa and Y. Yamao, “Quantization Noise Suppression for Envelope Pulse-Width Modulation (EPWM) Transmitters,”

in Proc. IEEE VTC Fall, 2010, pp. 1-5.

[15] E. R. Kretzmer, “Distortion in pulse-duration modulation,” Proc. IRE, vol.

35, no. 11, pp. 1230-1235, Nov. 1947.

[16] L.J L, Y.C Kuo and W.C Cheng ,“Analog PWM and Digital PWM Controller IC for DC/DC Converters,” Innovative Computing, Information and Control (ICICIC), Dec 2009, pp. 904-907.

[17] A. Syed, E. Ahmed, D. Maksimović, and E. Alarcon, “Digital Pulse Width Modulator Architectures,” in Proc. IEEE PESC’04, Conf., 2004, pp. 4689 - 4695.

[18] W. Gu-Yeon and M. Horowize, “A low power switching power supply for self-clocked system.” in Proc. Int. Symp. Low power Electron. Des., 1996, pp.

313-317.

[19] A. P. Dancy and A. P. Chandrakasan, “Ultra low power control circuits for PWM converter,” in Proc. IEEE PESC Conf., 1997, pp.21-27.

[20] A. V. Peterchev, J. Xiao, S. R. Sanders, "Architecture and IC implementation of a digital VRM controller," IEEE Trans. on Power Electron., vol. 18, no. 1, pp. 356-364, Jan. 2003.

[21] Huey Chian Foong, Meng Tong Tan and Yuanjin Zhang, “A Supply and Process-Insensitive 12-bit DPWM for Digital DC-DC Converters,” in Proc.

IEEE MWSCAS, 2009, pp. 929-932.

[22] B. Patella, A. Prodic, A. Zirger, and D. Maksimovic, “High-frequency digital PWM controller IC for DC-DC converters,” IEEE Trans. on Power Electron., vol. 18, no. 1, pp. 438–446, Jan. 2003.

[23] H. Chen, S. Li, Q. Niu, Y. Wu and F. Zhou, “A multi-phase self-sensing clock generator for hybrid DPWM application,” in Proc. IEEE ASIC’07, Conf., 2007, pp. 653-638.

[24] O, Trescases, G.Wei, and W.T. Ng, “A segmented digital pulse width modulator with self-calibration for low-power SMPS,” in Proc. IEEE Electron Devices Solid-State Circuit, 2005, pp. 367-p370.

[25] M. G. Batarseh, Wisam AI-Hoor, Lilly Hung, Chris Iannello and Issa Batarseh, “Window-Masked Segmented Digital Clock Manager-FPGA-Based Digital Pulse width Modulator Technique,” IEEE Trans. on Power Electronics, vol. 24, no. 11, pp. 2649-2660, Nov. 2009.

[26] D. Navarro, O. Luc´ıa, L. Barrag´an, J. Artigas, I. Urriza, and O. Jim´enez,

“Synchronous FPGA-based high-resolution implementations of digitalpulse-width modulators,” IEEE Trans. on Power Electron., vol. 27, no.

5, pp. 2515–2525, May 2012.

[27] C. H. Kuo and C. D. Jhang, “A Center-Aligned Digital Pulse-Width Modulator for Envelope Modulation of Polar Transmitters,” in Proc.

IFIP/IEEE VLSI-SoC, Oct. 2013, pp.386 - 389.

[28] C. H. Kuo and Y. C. Ma, “A 128-phase Delay-Locked Loop with Cyclic VCDL,” Symp. Quality Electronic Design, Penang, Aug 2013, pp. 10-13.

[29] T. Y. Wang, S. M. Lin, and H. W. Tsao, “Multiple Channel Programmable Timing Generators with Single Cyclic Delay Line,” IEEE Trans. on Instrumentation and Measurement, vol. 53, no. 4, pp. 1295 – 1303, Aug 2004.

[30] J. Yuan and C. Seven, “Fast CMOS nonbinary divider and counter,”

Electronics Letter, pp. 1222-1233, June 1933.

[31] T. Garbolino, A. Hławiczka, A. Kristof, “Fast and Low-Area TPGs based on T-type Flip-Flops can be Easily Integrated to the Scan Path,”in Proc.

IEEE Eur. Test Workshop. ETW, 2000, pp. 161-166.

[32] J. Yuan, C. Svensson, “New TSPC latches and flipflops minimizing delay and power,” in Proc. IEEE Symp. VLSI Circuits Dig. Tech. Papers, Jun.

1996, pp. 160-161.

[33] P. K. Chen, T. K. Chen, H. T. Hu, Y. U. Peng and Y. J. Chen, “A digital pulse width modulator based on pulse shrinking mechanism,” in Proc. IEEE Power Electronics and Drive Systems Int. Conf. PEDS, Nov 2009, pp. 833 - 836.

[34] X. Wang, X. Zhou, J. Park, and A. Q. Huang, “Design and implementation of a 9-bit 8MHzDPWM with AMI06 process,” in Proc. IEEE Appl. Power Electron. Conf. Expo., 2009, pp. 540–545.

[35] X. Wang, X. Zhou, J. Park, and A. Q. Huang, “Analysis of Process-Dependent Maximal Switching Frequency, Choke Effect, and Its

Relaxed Solution in High-Resolution DPWM,” IEEE Trans. on Power Electronics, vol. 25, no. 1, pp.152-157, Jan 2001.

[36] J. M. Rabaey, A. Chandrakasan, and B. Nikolic, “Digital Integrated Circuits:

A Design Perspective, 2nd edition,” Prentice Hall, 2002.

[37] 劉深淵, 楊清淵, “鎖相迴路,” 滄海書局, Nov. 2006.

[38] 廖述立, Design and Implementation of the Envelope Delta-Sigma

Modulator for Multi-Mode Polar-Transmitters, 國立臺灣師範大學應用電 子科技研究所碩士論文, 2012.

[39] 馬瑜傑, Design and Implementation of DLL-based PWM for Envelope Modulation of Polar Transmitters, 國立臺灣師範大學應用電子科技研究 所碩士論文, 2014.

自 傳

作者張欽德， 出生於台中市豐原區，國中畢業後選擇國立大甲高高級 工業職業學校資訊科尌讀，修讀期間考取電腦硬體裝修乙級證照，習得學術 科專業知識涵養，奠定作者電腦專業知識，在日後擔任實驗室電腦網頁管理 員及伺服器管理員，對於電路的敏銳度及設計也於高職期間培養起基本能 力，養成對於電子電路設計的興趣；大學選讀國立臺灣師範大學應用電子科 技學系尌讀，尌讀期間不只是著重於理工科目發展，也修習教育學程，培養 對於人事物之間擁有宏觀視野；大學中為電子學術研究研究社社長，在校園 中推廣基本電腦知識與維修電腦電器，此外也會去偏鄉學校教導小學生課 程，讓作者學會待人處事及領導統御能力；大學中不斷充實各方面向的知 能，增加自己批判與思考能力，更有無私服務之精神。

於大二升三時避免玩日愒歲，便加入郭建宏老師「混合信號積體電路」

麾下，修習專題為 SAR ADC 相關電路設計，開啟對混合信號積體電路的興 趣，期間也擔任全國工科技藝競賽評判助理，擔任高職最高賽事的評委；大 四下直升研究所，其繼續於郭老師研究團隊下與臺大電子所陳怡然教授與海 工所陳昭宏教授及北科電子所黃育賢教授合作，共同執行國科會三年期整合 型計劃，研究主題為 4G LTE 封包調變器設計，提出置中型脈波寬度調變器 創新架構實現，獲得 IFIP/IEEE VLSI-SoC 接受，於 2013 年至土耳其伊斯坦 堡報告，在尌學期間更獲得兩次學年度優良研究生殊榮，而勇於接受挑戰是 作者本人的特質，從問題中積極找尋對的方向是作者本人做事的方法。

學 術 成 尌

[1] C. H. Kuo and C. D. Jhang, “A Center-Aligned Digital Pulse-Width Modulator for Envelope Modulation of Polar Transmitters,” in Proc.

IFIP/IEEE VLSI-SoC, Oct. 2013, pp.386 - 389.

[2] 2011.08, “具數位校正功能之高效率4G手機LTE射頻發射機-子計畫三：

4G手機LTE射頻發射機之高線性高性能數位信號調變器(1/3)”, 國科會計 畫編號 NSC 100-2221-E-003-0017-MY3.

[3] 2012.08, “具數位校正功能之高效率4G手機LTE射頻發射機-子計畫三：

4G手機LTE射頻發射機之高線性高性能數位信號調變器(2/3)”, 國科會計 畫編號 NSC 100-2221-E-003-0017-MY3.

[4] 2013.08, “具數位校正功能之高效率4G手機LTE射頻發射機-子計畫三：

4G手機LTE射頻發射機之高線性高性能數位信號調變器(3/3)”, 國科會計 畫編號 NSC 100-2221-E-003-0017-MY3.

[5] 101學年度第2學期博、碩士優秀研究生.

[6] 102學年度第1學期博、碩士優秀研究生.