[1]. R. H. Dennard, F. H. gaensslen, H. Yu, V. L. Rideout, E. Bassous, and A. R. Leblanc, “Design of ion implanted MOSFET’s with very small physical diemensions”, IEEE J. Solid State Circuits, vol.SC-9, p.256, 1974.
[2]. International Technology Roadmap for Semiconductor, Semiconductor Industry Association, 2001.
[3]. C. Y. Wong, J. Y. C. Sun, Y. Taur, C. S. Oh, R. Angelucci, and B.
Davari, “Doping of n+ and p+ polysilicon in a dual-gate process”, IEEE International Electron Devices Meeting (IEDM '88), San Francisco, p.238, 1988.
[4]. S. H. Lo, D. A. Buchanan, and Y. Taur, “Modeling and characterization of quantization, polysilicon depletion, and direct tunneling effects in MOSFETs with ultra thin oxides”, IBM J. Res.
Develop., vol.43, No.3, p.327, 1999.
[5]. Y. Taur, D. Buchanan, W. Chen, D. J. Frank, K. I. Ismail, S.-H. Lo, G. A. Sai-Halasz, R. G. Viswanathan, H.-J. C. Wann, S. J. Wind, and H.-S. Wong, “CMOS scaling into the nanometer regime”, Proc.
of IEEE, vol.85, p.486, 1997.
[6]. Y. C. Yeo, “Metal gate technology for nanoscale transistors-material selection and process integration issues”, Thin Solid Films. Vol. 462-463, no. Complete, p.34. Sept. 2004.
[7]. E. Josse, T. Skotnicki, “Polysilicon Gate with Depletion-or-Metallic Gate with Buried Channel What Evil
Symp. VLSI Technology, p.17,1989.
[9]. J. R. Pfiester, K. F. Bake, T. C. Mele, H. H. Tseng, P. J. Tobin, J. D.
Hayden, J. W. Miller, C. D. Gunderson, and L. C. Parrillo, “The effects of boron penetration on p+ polysilicon gates MOS devices”, IEEE Trans. Electron Devices, vol.ED-37, p.1842, 1990.
[10]. B. Y. Kim, I. M. Liu, H. F. Luan, M. Gardner, J. Fulford, and D. L.
Kwong, “Impact of boron penetration on gate oxide reliability and device lifetime in p+ poly pMOSFET’s”, in IEDM Tech. Dig. p.287, 1997.
[11]. K. A. Ellis and R. A. Buhrman, “Boron diffusion in silicon oxides and oxynitrides”, J. Electrochem. Soc., vol.145, p.2068, 1998.
[12]. Q. Lu, Y. C. Yeo, P. Ranade, H. Takeuchi, T. J. King, C. Hu, S. C.
Song, H. F. Luan, and D. L. Kwong, “Dual-metal gate technology for deep-sub-micron CMOS transistor”, in Proc. Symp. VLSI Technology, p.72, 2000.
[13]. H. Wakabayashi, Y. Saito, K. Takeuchi, T. Mogami, and T. Kunio,
“A dual-metal gate CMOS technology using nitrogen-concentration-controlled TiNx film”, IEEE Trans.
Electron Devices, ED-48, No.10, p.2363, 2001.
[14]. R. Lin, Q. Lu, P. Ranade, T. J. King, and C. Hu, “An adjustable work function technology using Mo gate for CMOS devices”, IEEE Electron Devices Lett., vol.23, No.1, p.49, 2002.
[15]. H. Zhong, S. N. Hong, Y. S. Suh, H. lazar, G. Heuss, and V. Misra,
“Properties of Ru-Ta alloys as gate electrodes for NMOS and PMOS silicon devices”, in IEDM Tech. Dig. p.432, 2001.
[16]. D. G. park, T. H. Cha, K. Y. Lim, H. J. Cho, T. K. Kim, S. A. jang, Y.
S. Suh, V. Misra, I. S. Yeo, J. S. Roh, J. W. Park, and H. K. Yoon,
“Robust ternary metal gate electrodes for dual gate CMOS devices”,
[17]. I. Polishchuk, P. Ranade, T. J. King, and C. Hu, “Dual work function metal gate CMOS transistors by Ni-Ti interdiffusion”, IEEE Electron Devices Lett., vol.23, No.4, p.200, 2002.
[18]. B. Y. Tsui and C. F. Huang, “Wide range work function modulation of binary alloys for MOSFETs application”, IEEE Electron Devices Lett., vol.24, No.3, p.153, 2003.
[19]. H. Y. Yu, H. F. Lim, J. H. Chen, M. F. Li, C. Zhu, C. H. Tung, A. Y.
Du, W. D. Wang, D. Z. Chi, and D. L. Kwong, “Physical and electrical characteristics of HfN gate electrode for advanced MOS devices”, IEEE Electron Device Lett., vol.24, No.4, p.230-232, 2003.
[20]. J. H. Sim, H. C. Wen, J. P. Lu, and D. L. Kwong, “Dual work function metal gates using fully nickel silicidation of doped poly-Si”, IEEE Electron Devices Lett., vol.24, No.10, p.631-633, 2003.
[21]. J. Lu, H. C. Wen, J. P. Lu, and D. L. Kwong, “Dual-work-function metal gates by full silicidation of poly-Si with Co-Ni bi-Layers”, IEEE Electron Devices Lett., vol.26, No.4, p.228-230, 2005.
[22]. J. H. Sim, H. C. Wen, J. P. Lu, and D. L. Kwong, “Work function tuning of fully silicided NiSi metal gates using a TiN capping layer”, IEEE Electron Devices Lett., vol.25, No.9, p.610, 2004.
[23]. Jun Yuan and Jason C. S. Woo, “Tunable work function in fully nickel-silicided polysilicon gates for metal gate MOSFET applications”, IEEE Electron Devices Lett., vol.26, No.2, p.87, 2005.
[24]. C. S. Park, B. J. Cho and D.L. Kwong, “Thermally stable fully
ultra-thin oxides at low voltage,” in IEDM Tech. Dig., p.167,1998.
[26]. D. A. Buchanan, “Scaling the gate dielectric: materials, integration, and reliability”, IBM J. Res. Develop., vol.43, No.3, p.245,1999.
[27]. N. Yang, W. K. Henson, and J. J. Wortman, “Analysis of tunneling currents and reliability of MOSFET’s with Sub-2nm gate oxides”, in IEDM Tech. Dig., p.453, 1999.
[28]. I. De, D. Johri, A. Srivastava and C.M. Osburn, “Impact of gate workfunction on device performance at the 50 nm technology node”, Solid-State Electronics, vol.44, No.6, p.1077-1080, 2000.
[29]. Y. C. Yeo, Q. Lu, P. Ranade, H. Takeuchi, K. J. Yang, I. Polishchuk, T. J. King; C. Hu, S. C. Song, H. F. Luan, and D. L. Kwong,
“Dual-metal gate CMOS technology with ultrathin silicon nitride gate dielectric”, IEEE Electron Devices Lett., vol.22, No.5, p.227, 2001.
[30]. H. B. Michaelson, “Relation between an Atomic Electronegativity scale and the Work Function ,” IBM J. Res.
Develop., vol.22, No.72, p.72, 1978.
[31]. H. B. Michaelson, “The Work Function of the Elements and its Periodicity” J. Appl. Phys., vol. 48, 4729, 1977.
[32]. C. S. Park, B. J. Cho and D.L. Kwong, “An integratable dual metal gate CMOS process using an ultrathin aluminum nitride buffer layer”, IEEE Electron Devices Lett., vol.24, No.5, p.298-300, 2003.
[33]. I. Polishchuk, P. Ranade, T. J. King, and C. Hu, “Dual work function metal gate CMOS technology using metal interdiffusion”, IEEE Electron Devices Lett., vol.22, No.9, p.444-446, 2001.
[34]. Q. Lu, R. Lin, P. Ranade, T. J. King, and C. Hu” Metal Gate Work Function Adjustment for Future CMOS Technology”, in Proc.
[35]. P. Ranade, Y. K. Choi, D. Ha, A. Agarwal, M. Ameen, and T. J.
King” Tunable work function molybdenum gate technology for FDSOI-CMOS”, in IEDM Tech. Dig., p.363-366,2002.
[36]. R. T. P. Lee, S. L. Liew, W. D. Wang, E. K. C. Chua, S. Y. Chow, M. Y. Lai, and D. Z. Chi, “Fully silicided Ni1-xPtxSi metal gate electrode for p-MOSFETs”, Electrochemical and Solid-State Lett., vol.8, No.5, p.G156, 2005.
[37]. P. Xuan, and J. Bokor, “Investigation of NiSi and TiSi as CMOS gate materials”, IEEE Electron Devices Lett., vol.24, No.10, p.634-636, 2003.
[38]. B. Tavel, T. Skotnicki, G. Pares, N. Carrière, M. Rivoire, F. Leverd, C. Julien, J. Torres, and R.Pante, “Totally Silicided (CoSi2) Polysilicon: a novel approach to very low-resistive gate without metal CMP nor etching”, in IEDM Tech. Dig., p.825,2001.
[39]. W. P. Maszara, Z. Krivokapic, P. King, J. S. Goo, M. R. Lin
“Transistors with dual work function metal gates by single full silicidation (FUSI) of polysilicon gates” in IEDM Tech. Dig., p.367 2002.
[40]. K. Takahashi, K. Manabe, T. Ikarashi, N. Ikarashi, T. Hase, T.
Yoshihara, H. Watanabe, T. Tatsumi, and Y. Mochizuki,“Dual workfunction Ni-Silicide/HfSiON gate stacks by phase-controlled full-silicidation (PC-FUSI) technique for 45nm-node LSTP and LOP devices”, in IEDM Tech. Dig., p.91,2004.
[41]. M. S. Joo, B. J. Cho, N. Balasubramanian, and D. L. Kwong,
“Stoichiometry dependence of Fermi-level pinning in fully silicided (FUSI) NiSi gate on high-K dielectric”, IEEE Electron Devices Lett., vol.26, No.12, p.882, 2005.
[42]. J. A. Kittl, M. A. Pawlak, A. Lauwers, C. Demeurisse, K. Opsomer, K. G. Anil, C. Vrancken, M. J. H. van Dal, A. Veloso, S. Kubicek, P. Absil, K. Maex, and S. Biesemans,“Work function of Ni silicide phases on HfSiON and SiO2: NiSi, Ni2Si, Ni31Si12, and Ni3Si fully silicided gates”, IEEE Electron Devices Lett., vol.27, No.1, p.34-36, 2006.
[44]. M. Copel, M. Gribelyuk, and E. Gusev, “Structure and stability of ultrathin zirconium oxide layers on Si（001）”,Appl. Phys. Lett., vol.76, No.4, p.436, 2000.
[45]. T. S. Jeon, J. M. White, and D. L. Kwong, “Thermal stability of ultrathin ZrO2 films prepared by chemical vapor deposition on Si
（100）”,Appl. Phys. Lett., vol.78, No.3, p.368, 2001.
[46]. E. P. Gusev, M. Copel, E. Cartier, I. J. R. Baumvol , C. Krug, and M. A. Gribelyuk, “High-resolution depth profiling in ultrathin Al2 O3 films on Si”,AppL. Phys. Lett., vol.76, No.2, p.176, 2000.
[47]. R. Ludeke, M. T. Cuberes, and E. Cartier, “Local transport and trapping issues in Al2O3 gate oxide structures”,Appl. Phys. Lett., vol.76, No.20, p.2886, 2000.
[48]. M. Copel, E. Cartier, E. P. Gusev, S. Guha, N. Bojarczuk, and M.
Poppeller, “Robustness of ultrathin aluminum oxide dielectrics on Si（001）,”Appl. Phys. Lett., vol.78, No.18, p.2670, 2001.
[49]. S.A. Campbell, H.S. Kim, D.C. Gilmer, B. He, T. Ma, W.L.
Gladfelter, “Titanium dioxide (TiO2)-based gate insulators ,” IBM J.
Res. Develop., vol.43, No.72, p.245,1999.
[50]. G.B. Alers, D.J.Werder, Y. Chabal, H.C. Lu, E.P. Gusev, E.
Garfunkel, T. Gustafsson, R. Urdahl, “Intermixing at the tantalum oxide/silicon interface in gate dielectric structure,”,Appl. Phys.
Lett., vol.73, No.11, p.1517, 1998.
[51]. S. Guha, E. Cartier, M.A. Gribelyuk, N.A. Bojarczuk, M.C. Copel,
“Atomic beam deposition of lanthanum- and yttrium-based oxide thin films for gate dielectrics,”Appl. Phys. Lett., vol.77, No.17, p.2710, 2001.
[52]. M. Gurvitch, L. Manchanda, J.M. Gibson, “Study of thermally oxidized yttrium films on silicon,”Appl. Phys. Lett., vol.51, No.12, p.919, 1987.
[53]. B. H. Lee, L. kang, W. J. Qi, R. Nieh, Y. Jeon, K. Onishi, and J. C.
Lee, “Ultrathin hafnium oxide with low leakage and excellent reliability for alternative gate dielectric application,” in IEDM Tech.
Dig., p.133, 1999.
[54]. L. Kang, B. H. Lee, W. J. Qi, Y. Jeon, R. Nieh, S. Gopalan, K.
Onishi, and J. C. Lee, “Electrical characteristics of highly reliable
ultrathin hafnium oxide gate dielectric”, IEEE Electron Devices Lett., vol.21, No.4, p.181-183, 2000.
[55]. L. Kang, K. Onishi, Y. Jeon, B.H. Lee, C. Kang, W.-J. Qi, R. Nieh, S. Gopalan, R. Choi, and J.C. Lee, “MOSFET devices with polysilicon on single-layer HfO2 high-K dielectrics,” in IEDM Tech.
Dig., p.35, 2000.
[56]. S. J. Lee, H. F. Luan, W. P. Bai, C. H. Lee, T. S. Jeon, Y. Senzaki, D. Roberts, and D. L. Kwong, “High quality ultra thin CVD HfO2 gate stack with poly-Si gate electrode,” in IEDM Tech. Dig., p.31, 2000.
[57]. L. Kang, Y. Jeon, K. Onishi, B.H. Lee, C. Kang, W.J. Qi, R. Nieh, S. Gopalan, and J.C. Lee, “Single-layer thin HfO2 gate dielectric with n+-polysilicon gate,” in Proc. Symp. VLSI Technology, p.44, 2000.
[58]. B. Tavel, X. Garros, T. Skotnicki, F. Martin, C. Leroux, D.
Bensahel, M. N. Semeria, Y. Morand, J. F. Damlencourt, S.
Descombes, F. Leverd, Y. Le-Friec, P. Leduc, M. Rivoire, S. Jullian, and R. Pantel, “High performance 40 nm nMOSFETs with HfO2 gate dielectric and polysilicon damascene gate,” in IEDM Tech.
Dig., p.429, 2002.
[59]. C. Rino, K. Onishi, C. S. Kang, S. Gopalan, N. Renee, Y. H. Kim, J.
H. Han, S. Krishnan, H. J. Cho, A. Shahriar, and J. C. Lee,
“Fabrication of high quality ultra-thin HfO2 gate dielectric MOSFETs using deuterium anneal,” in IEDM Tech. Dig., p.613, 2002.
[60]. B. H. Lee, R. Choi, L. Kang, S. Gopalan, R. Nieh, K. Onishi, Y.
Jeon, W. J. Qi, C. Kang, and J. C. Lee, “Characteristics of TaN gate MOSFET with ultrathin hafnium oxide (8Å-12Å),” in IEDM Tech.
Dig., p.39, 2000.
[61]. G. C. F. Yeap, S. Krishnan, and M. R. Lin , “Fringing-induced barrier lowering (FIBL) in sub-100 nm MOSFETs with high-K gate dielectrics,” Electron Lett., vol. 34, no. 11, p1150-1152, 1998.
[62]. W. Zhu, and T. P. Ma, “HfO2 and HfAlO for CMOS：thermal
no.11, p.649, 2002.
[64]. K. Okada, H. Ota, W. Mizubayashi, H. Satake, A. Ogawa, K.
Iwamoto, T. Horikawa, T. Nabatame, A. Toriumi, “Quantitative analysis of contribution of initial traps to breakdown in HfAlOx/SiO2 stacked gate dielectrics,” in Proc. Symp. VLSI Tech., p.166, 2005.
[65]. H. J. Cho, C. S. Kang, K. Onishi, S. Gopalan, R. Nieh, R. Choi, E.
Dharmarajan, and J. C. Lee, “Novel nitrogen profile engineering for improved TaN/HfO2/Si MOSFET performance,” in IEDM Tech.
Dig., p.655, 2001.
[66]. Y. H. Kim, K. Onishi, C.S. Kang, R. Choi, H. -J. Cho, R. Nieh, J.
Han, S. Krishnan, A. Shahriar, and J. C. Lee,“Hard and soft-breakdown characteristics of ultra-thin HfO2 under dynamic and constant voltage stress” , in IEDM Tech. Dig., p.629, 2002.
[67]. K. Onishi, S. K. Chang, R. Choi, H.–J. Cho, S. Gopalan, R. Nieh, S.
Krishnan, and J. C. Lee,“Effects of high-temperature forming gas anneal on HfO2 MOSFET performance” , in Proc. Symp. VLSI Tech., p.22, 2002.
[68]. C. S. Park, B. J. Cho, and D.L. Kwong, “MOS Characteristics of synthesized HfAlON-HfO2 stack using AlN-HfO2”, IEEE Electron Devices Lett., vol.25, No.9, p.619, 2004.
[69]. M. S. Joo, B. J. Cho, C. C. Yeo, D. S. H. Chan, S. J. Whoang, S.
Mathew, L. K. Bera, N. Balasubramanian, and D.L. Kwong,
“Formation of Hafnium–Aluminum–Oxide Gate Dielectric Using Single Cocktail Liquid Source in MOCVD Process”, IEEE Trans.
Electron Devices, vol.50, No.1, p.2088, 2003.
[70]. W. J. Zhu, T. Tamagawa, and T. P. Ma ,“ Charging trapping in ultrathin hafnium oxide”, IEEE Electron Devices Lett., vol.23, No.10, p.597, 2002.
[71]. W. Tsai, L. Ragnarsson, P. J. Chen, B. Onsia, R. J. Carter, E.
Cartier, E. Young, M. Grenn, and M. caymax,“Comparison of sub 1nm TiN/HfO2 with poly-Si/HfO2 gate stacks using scaled chemical oxide interface”, in Proc. Symp. VLSI Tech., p.21, 2003.
[72]. H. Kim, and P. C. Mclntyre, “Effects of crystallization on the electrical properties of ultrathin HfO2 dielectrics grown by atomic layer deposition” , Appl. Phys. Lett., vol.82, No.1, p.106, 2003.
[73]. H. Kim, A. Marshall, and P. C. Mclntyre, “Crystallization kinetics and microstructure-dependent leakage current behavior of ultrathin
HfO2 dielectrics: In situ annealing studies” , Appl. Phys. Lett., vol.84, No.12, p.2064, 2004.
[74]. M. Cho, H. B. Park, J. Park, S. W. Lee and C. C. Hwang, “High-k properties of atomic-layer-deposited HfO2 films using a nitrogen-containing Hf[N(CH3)2]4 precursor and H2O oxidant” , Appl. Phys. Lett., vol.83, No.26, p.5503, 2003.
[75]. Z. Xu, M. Houssa, S. D. Gendt, and M. Heyns, “Polarity effect on the temperature dependence of leakage current through HfO2/SiO2 gate dielectric stacks” , Appl. Phys. Lett., vol.80, No.11, p.1975, 2002.
[76]. Y.C. Yeo, P. Ranade, Q.Lu, R. Lin, T.J. King, and C. Hu, “Effects of high-K dielectrics on the workfunctions of metal and silicon gates,” in VLSI Tech. Dig., p. 49, 2001.
[77]. Y. C. Yeo, P. Ranade, T. J. King, and C. Hu, “Effects of High-K Gate Dielectric Materials on Metal and Silicon Gate Workfunctions”, IEEE Electron Devices Lett., vol.23, No.6, p.342, 2002.
[78]. C. C. Hobbs, L. R. C. Fonseca, A. Knizhnik, V. Dhandapani, S. B.
Samavedam, W. J. Taylor, J. M. Grant, L. G. Dip, D. H. Triyoso, R.
I. Hegde, D. C. Gilmer, R. Garcia, D. Roan, M. L. Lovejoy, R. S.
Rai, E. A. Hebert, H. H. Tseng; S. G. H. Anderson, B. E. White, P. J.
Tobin, “Fermi-level pinning at the polysilicon/metal oxide interface-Part I”, IEEE Trans. on Electron Devices, vol. ED-51, No.6, p.971, 2004.
[79]. C. C. Hobbs, L. R. C. Fonseca, A. Knizhnik, V. Dhandapani, S. B.
Samavedam, W. J. Taylor, J. M. Grant, L. G. Dip, D. H. Triyoso, R.
I. Hegde, D. C. Gilmer, R. Garcia, D. Roan, M. L. Lovejoy, R. S.
Rai, E. A. Hebert, H. H. Tseng, S. G. H. Anderson, B. E. White, P. J.
Tobin, “Fermi-level pinning at the polysilicon/metal oxide interface-Part II”, IEEE Trans. on Electron Devices, vol. ED-51,
Tobin, “Fermi-level pinning at the polySi/metal oxide interface,” in Proc. Symp. VLSI Tech., p.9, 2003.
[81]. K. Shiraishi, K. Yamada, K. Torii, Y. Akasaka, K. Nakajima, M.
Kohno, T. Chikyo, H. Kitajima, T. Arikado, “Physics in Fermi level pinning at the polySi/Hf-based high-k oxide interface”, in Proc.
Symp. VLSI Tech., p.108, 2004.
[82]. Jill Chastain: Handbook of X-ray Photoelectron Spectroscopy, Perkin-Elmer Corporation, 1992.
[83]. Chang Seok Kang, Hag-Ju Cho, Rino Choi, Young-Hee Kim, Chang Yong Kang,Se Jong Rhee, Changhwan Choi, , Mohammad Shahariar Akbar, and Jack C. Lee, “The Electrical and Material Characterization of Hafnium Oxynitride Gate Dielectrics With TaN-Gate Electrode”, IEEE Trans. Electron Devices, vol.51, No.2, p.220, 2004.
[84]. M.L. Green, M. Y. Ho, B. Busch, G.D. Wilk, and T. Sorsch,
“Nucleation and growth of atomic layer deposited HfO2 gate dielectric layers on chemical oxide (Si-O-H) and thermal oxide (SiO2 or Si-O-N) underlayers”, J. Appl. Phys., 92, p.7168, 2002.
[85]. 梁建翔，二氧化鉿薄膜製備與鉿污染結果，國立交通大學，碩
士論文，民國92 年。
[86]. K. J. Choi, W. C. Shin, and S. G. Yoon, “Effect of annealing conditions on a hafnium oxide reinforced SiO2 gate dielectric deposited by plasma-enhanced metallorganic CVD”, J. Electro.
Soc., 149, p.18, 2002.
[87]. Z. Kuo, and T. P. Ma, ”A new method to extract EOT of ultrathin gate dielectric with high leakage current”, IEEE Electron Device Lett., Vol.25, NO. 9, p.655, 2004.
[88]. C. F. Huang, and B. Y. Tsui, “Investigation of NiSi Fully-Silicided Gate on SiO2 and HfO2 for Applications in Metal-Oxide-Semiconductor Field-Effect Transistors ”, Jpn. J. Appl.
Phys. vol.45, p.5702, 2006
[89]. T. Yamaguchi, T. Ino, H. Satake, and N. Fukushima, “Novel dielectric breakdown model of Hf-silicate with high temperature annealing”, IEEE International Reliability Physics Symposium, p.34, 2003.
[90]. M. Koyama, Y. Kamimuta, M. Koike, M. Suzuki and A. Nishiyama,
“Effect of Film Composition of Nitrogen Incorporated Hafnium Aluminate (HfAlON) Gate Dielectric on Structural Transformation and Electrical Properties through High-Temperature Annealing”, Jpn. J. Appl. Phys. vol.43, p.1788, 2004.