[1]. S. Wolf, Silicon processing for the VLSI era, Lattice Press, California, vol. 2, 1990.
[2]. P. L. Pai and C. H. Ting, ”Selective Electroless Copper for VLSI Interconnection,” IEEE Electron Devices Lett. 10, 423, 1989.
[3]. Xiao Hong, Introduction to Semiconductor Manufacturing Technology, Prentice Hall, 2001.
[4]. J. R. Lloyd, J. Clemens, and R. Snede, “Copper metallization reliability,”
Microelectronics Reliability 39, 1595, 1999.
[5]. C. A. Chang, ”Formation of copper silicode from Cu(100)/Si(100) and Cu(111)/Si(111) structures,” J. Appl. Phys. 67, 566, 1990.
[6]. S. D. Brotherton et al., “Deep levels of copper in silicon,” J. Appl. Phys. 62, 1826, 1987.
[7]. Y. Shacham-Diamand et al., “Reliability of copper metallization on silicon-dioxide,”
Proc. VLSI Multilevel Interconnection Conf., p.109, 1991.
[8]. Y. Shacham-Diamand et al., “Oxidation and thermal stability of thin film copper layers,”
University/Government/Industry Microelectronics Symposium, 1991, p. 210.
[9]. Jacques Cluzel et al., “Electrical characterization of copper penetration effects in silicon dioxide,” Proc. Of 40th IEEE IRPS, p.431, 2002.
[10]. M. A. Nicolet, “Diffusion barrier in thin films,” Thin Solid Films 107, 415, 1978.
[11]. Marc Wittmer, “Barrier layers: Principles and applications in microelectronics,” J. Vac.
Sci. Technol. A 2, 273, 1984.
[12]. Sa-Kyun Rha et al., “Characterization of TiN barriers against Cu diffusion by capacitance-voltage measurement,” J. Vac. Sci. Technol. B 16, 2019, 1998.
[13]. C. ahrens, R. Ferretti, G. Friese, and J. O. Weidner, “Thermal stress effects on capacitance and current characteristics of Cu/Si and Cu/TiN/Si Schottky-diodes,”
MAM’97, p. 56.
[14]. Takeshi Nogami, Jeremias Romero, Valery Dubin, Dirk Brown, and Ercan Adem,
“Characterization of the Cu/barrier metal interface for copper interconnects,” Proc. IITC 1998, p. 298.
[15]. Wen-Fa Wu, Keng-Liang Ou, Chang-Pin Chou, and Jwo-Lun Hsu, “PECVD-Ti/TiNx
barrier with multilayered amorphous structure and high thermal stability for copper metallization,” Electrochem. Solid-state Lett., 6 (2) G27, 2003.
[16]. Brad H. Lee and Kijung Yong, “Diffusion barrier properties of metalorganic chemical vapor deposition –WNx compared with other barrier materials,” J. Vac. Sci. Technol. B 22, 2375, 2004.
[17]. Kyung-Hoon Min, Kyu-Chang Chun, and Ki-Bum Kim, “Comparative study of taltalum and tantalum nitrides (Ta2N and TaN) as a diffusion barrier for Cu metallization,” J. Vac.
Sci. Technol. B 14, 3263, 1996.
[18]. Dong Joon Kim, Yong Tae Kim, and Jong-Wan Park, “Nanostructured Ta-Si-N diffusion barriers for Cu metallization,” J. Appl. Phys .82, 4847, 1997.
[19]. Momtchil Stavrev et al., “Behavior of thin Ta-based films in the Cu/barrier/Si system,” J.
Vac. Sci. Technol. A 17, 993, 1999.
[20]. Karen Holloway and Peter M. Fryer, “Tantalum as a diffusion barrier between copper and silicon,” Appl. Phys. Lett. 57, 1736, 1990.
[21]. B. Y. Tsui and C. F. Huang, “Investigation of Cu/TaN metal gate for metal-oxide silicon devices,” J. Electrchem. Soc. 150, G22, 2003.
[22]. J. O. Olowolafe, C. J. Mogab, R. B. Gregory, and M. Kottke, “Interdiffusions in Cu/reactive-ion-sputtered TiN, Cu/chemical-vapor-deposited TiN, Cu/TaN, and TaN/Cu/TaN thin-film structures: Low temperature diffusion analyses,” J. Appl. Phys.
72, 4099, 1992.
[23]. Vee S.C. Len et al., “An investigation into the performance of diffusion barrier materials
against copper diffusion using metal-oxide-semiconductor (MOS) capacitor structures,”
Solid-State Electronics 43, 1045, 1999.
[24]. D.-Y. Shih, C.-A. Chang, J. Paraszczak, S. Nunes, and J. Cataldo, “Thin-film interdiffusions in Cu/Pd, Cu/Pt, Cu/Ni, Cu/NiB, Cu/Co, Cu/Cr, Cu/Ti, and Cu/TiN bilayer films: Correlations of sheet resistance with Rutherford backscattering spectrometries,” J. Appl. Phys. 70, 3052, 1991.
[25]. H. Ono, T. Nakano, and T. Ohta, “Diffusion barrier effects of transition metals for Cu/M/Si multilayers (M=Cr, Ti, Nb, Mo, Ta, W),” Appl. Phys. Lett. 64, 1511, 1994.
[26]. A. Iraji-zad, Z. Vashaei, and S. M. Mahdavi, “Self aligned passivation of Cu in Cu/Cr, Cu/V and Cu/Ta multilayers,” Proc. Of the 12th IEEE International Conference on Microelectronics, 2000, p.209.
[27]. 紀國鐘，鄭晃忠， 液晶顯示器技術手冊， 台灣電子材料與元件協會，2004.
[28]. Fumiaki Funada and Masaya Hijikigawa, “Recent Trend of Display Devices,” Sharp, 1997.
[29]. Yoshitaka Hibino, Tetsuya Tarui, Toshihiko Hirobe and Tolis Voutsas, “The Development of the New Low Resistive Material Bus-Line Process with Super High Aperture Ratio for High Resolution TFT-LCDs,” Sharp, 1999.
[30]. C. Cabral et al., “Evaluation of thermal stability for CMOS gate metal materials,” J.
Electrochem. Soc. 151, F283, 2004.
[31]. Hisayuki SHIMADA et al., “Threshold voltage adjustment in SOI MOSFET’s by employing tantalum for gate material,” Tech. Dig. of IEDM, p. 881, 1995.
[32]. Daniel B. Thomasson and Thomas N. Jackson, “High mobility tri-layer a-Si:H thin-film transistors with ultrathin active layer,” IEEE Electron Devices Lett. 18, 397, 1997.
[33]. C. –O. Jeong et al., “Mechanism of lowering contact resistance between transparent conducting oxide layer and Mo/Al/Mo layer in TFT-LCDs,” SID ’05 Digest, 261, 2005.
[34]. Je-Hsiung Lan and Jerzy Kanicki, “Planarized copper gate hydrogenated amorphous-silicon thin-film transistors for AM-LCD’s,” IEEE Electron Devices Lett. 20, 129, 1999.
[35]. Kyung Hwan JANG, Won Jeong LEE, Hyung Rae KIM, and Geun Young YEOM,
“Etching of copper films for thin film transistor liquid crystal display using inductively coupled chlorine-based plasmas,” Jpn. J. Appl. Phys. 43, 8300, 2004.
[36]. Cheong Min Hong and Sigurd Wagner, “Inkjet printed copper source/drain metallization for amorphous silicon thin-film transistors,” IEEE Electron Devices Lett. 21, 384, 2000.
[37]. P. M. Fryer et al., “A six-mask TFT-LCD process using copper-gate metallurgy,”
SID ’96 Digest, 1, 1996.
[38]. Takashi Onishi et al., “Influence of adding transition metal elements to an aluminum target on electrical resistivity and hillock resistance in sputter-deposited aluminum alloy thin films,” J. Vac. Sci. Technol. A 14, 2728, 1996.
[39]. H. Sirringhaus, S. D. Theiss, A. Kahn, and S. Wagner, “Self-passivated copper gates for amorphous silicon thin-film transistors,” IEEE Electron Devices Lett. 18, 388, 1997.
[40]. W. H. Lee et al., “A self-passivated Cu(Mg) gate electrode for an amorphous silicon thin-film transistor,” J. Appl. Phys. 79, 3962, 2001.
[41]. Hitoshi Itow, Yasushi Nakasaki, Gaku Minamihaba, Kyoichi Suguro, and Haruo Okano,
“Self-aligned passivation on copper interconnection durability against oxidizing ambient annealing,” Appl. Phys. Lett. 63, 934, 1993.
[42]. C. J. Liu and J. S. Chen, “Low leakage current Cu(Ti)/SiO2 interconnection scheme with a self-formed TiOx diffusion barrier,” Appl. Phys. Lett. 80, 2678, 2002.
[43]. Sang Wook Lee, Kyu Sik Cho Byung Kown Choo, and Jin Jang, “Copper gate hydrogenated amorphous silicon TFT with thin buffer layers,” IEEE Electron Devices Lett. 23, 324, 2002.
[44]. Kurt D. Moser, “The manufacture and fabrication of tantalum,” JOM, 29, 1999.
[45]. M. T. Wang, Y. C. Lin, and M. C. Chen, “Barrier properties of very thin Ta and TaN layers against copper diffusion,” J. Electrochem. Soc. 145, 2538, 1998.
[46]. G. S. Chen and S. T. Chen, “Diffusion barrier properties of single- and multilayered quasi- amorphous tantalum nitride thin films against copper penetration,” J. Appl. Phys.
87, 8473, 1993.
[47]. Hilke Donohue, Herve Gris, Joon C Yeoh, and Keith Buchanan , ” Low-resistivity PVD α- tantalum: Phase formation and integration in ultra-low k dielectric/copper damascene structures,” Proc. IITC 2002, p.179.
[48]. H. B. Nie et al., “Structural and electrical properties of tantalum nitride thin films fabricated by using reactive radio-frequency magnetron sputtering,” Appl. Phys. A 73, 229, 2001.
[49]. David A. Porter and Kenneth E. Easterling, Phase transformations in metals and alloys, Chapman & Hall, 1981.
[50]. B. Y. Tsui et al., “Effect of Oxygen absorption on contact resistance between metal and carbon nano tubes(CNTs),” 2006 International Symposium on VLSI Technology, Systems, and Applications, p. 86.
[51]. Chih-Feng Huang and Bing-Yue Tsui, “Investigation of Thermal Reliability of Ta-Pt Alloy Metal Gate for Nano- MOSFET Devices,” in Proc. of the 11th Symposium on Nano Device Technology, p.368-371, 2004.
[52]. Chih-Feng Huang and Bing-Yue Tsui, “High Thermally Stable Metal Gates with Tunable Work Functions,” in Proc. of the 24th Int. Conf. on Microelectronics, p.451-454, 2004.
[53]. B. Y. Tsui and C. F. Huang, “Wide range work function modulation of binary alloys for MOSFET application,” IEEE Electron Devices Lett. 24, 153, 2003.
[54]. Yuan Taur and Tak H. Ning, Fundamentals of modern VLSI devices, Cambridge
university press, 1998.
[55]. Deepak A. Ramappa and Worth B. Henley, “Effects of copper contamination in silicon on thin oxide breakdown,” J. Electrochem. Soc. 146, 2258, 1999.
[56]. Y. H. Lin, Y. H. Wu, A. Chin, and F. M. Pan, “The effect of copper on oxide integrity,”
J. Electrochem. Soc. 147, 4305, 2000.
[57]. Jung-Chao Chiou, Hong-I Wang, and Mao-Chieh Chen, “Dielectric degradation of Cu/SiO2/Si structure during thermal annealing,” J. Electrochem. Soc. 143, 990, 1996.
[58]. DIETER K. SCHRODER, Semiconductor material and device characterization – 2nd ed., John Wiley & Sons, Inc., 1998.
[59]. 汪建民主編, 材料分析- Material analysis, 中國材料科學學會,1998.
[60]. Changsup Ryu, Alvin L. S. Loke, Takeshi Nogami and S. Simon Wong, “Effect of texture on the electromigration of CVD copper,” Proc. Of 35 IEEE IRPSth , 1997.
[61]. S. M. Sze, Physics of semiconductor devices – 2nd ed., John Wiley & Sons, Inc., 1981.
[62]. Seok Ryong Jeon, Sung Wook Han, and Jong Wan Park, “Effect of rapid thermal annealing treatment on electrical properties and microstructure of tantalum oxide thin film deposited by plasma-enhanced chemical vapor deposition,” J. Appl. Phys. 77, 1996.
[63]. 林家彬，「新穎三閘極電晶體與薄膜電晶體之製程技術與特性研究」，國立交通大 學，博士論文，民國95年。
簡歷
姓名：李佳蓉
生日：71 年 6 月 2 日 籍貫：台灣省嘉義縣
地址：高雄縣橋頭鄉白樹村合興街81 號 學歷；國立成功大學電機工程學系畢 (89 年 9 月~ 92 年 6 月)
國立交通大學電子研究所碩士班畢 (93 年 9 月~ 95 年 7 月)