Conclusion

In this thesis, we introduce a new problem by defining the non-stationary irregular mesh (NSI-mesh). To solve NSI-mesh problem, we need reactive routing to detour throttled routers. To improve the performance of reactive routing, we propose a new transport-layer assisted routing (TLAR) and three routing algorithms based on it. Our NoC system is divided to normal work step and reconfiguration step. The computation overhead of checking for TLAR is negligible and can be easily done in the reconfiguration state. The storage overhead depends on the number of destination of each source tile, but only one bit for topology table and one bit for routing mode memory are required for each destination. From our experiments, the proposed TLAR can effectively balance the vertical load distribution. The throughput is improved up to 90%. The proposed TLAR can averagely improve the sustainable throughput from 48% to 85.5%. Finally, we implement TLAR NI + router. The area overhead of direct implementation of TLAR is 35.5%. With the proposed table and memory reduction techniques, the area overhead of TLAR can be reduced to 14.9%, which is relative small in comparison with the throughput improvement.

57

References

[1] ITRS, International Technology Roadmap for Semiconductors, [Online].

Available: http://public.itrs.net.

[2] J. A. Davis, R. Venkatesan, A. Kaloyeros, M. Beylansky, S. J. Souri, K.

Banerjee, K. C. Saraswat, A. Rahman, R. Reif and D. Meindl, “Interconnect limits on Gigascale Integration (GSI) in the 21st century,” in Proc. IEEE, vol. 89, pp. 305-324, Mar. 2001.

[3] R. Ho, K. W. Mai, and M. A. Horowitz, “The future of wires,” in Proc. IEEE, vol. 89, pp. 490-504, April. 2001.

[4] D. Sylvester and K. Keutzer, “A global wiring paradigm for deep submicron design,” IEEE Trans. CAD/ICAS, vol. 19, pp. 242-252, Feb. 2000.

[5] L. Benini and G. De Micheli, “Networks on chips: A new SoC paradigm,” IEEE

Computer, vol. 35, pp. 70–78, Jan. 2002.

[6] A. W. Topol, D. C. La Tulipe, Jr., L. Shi, D. J. Frank, K. Bernstein, S. E. Steen, A. Kumar, G. U. Singco, A. M. Young, K. W. Guarini and M. Ieong, “Three-dimensional integrated circuits,” IBM J. Res. Develop., vol. 50, no. 4/5, pp. 491-506, 2006.

[7] B. Black, M. Annavaram, N. Brekelbaum, J. DeVale, L. Jiang, G. H. Loh, D.

McCaule, P. Morrow, D. W. Nelson, D. Pantuso, P. Reed, J. Rupley, S. Shankar, J. Shen and C. Webb, “Die stacking (3D) microarchitecture,” in Proc. Int. Symp.

Microarchitecture, pp. 469-479, Dec. 2006.

[8] Samsung. [Online]. Available: http://www.samsung.com/

58 [9] Tezzaron. [Online]. Available:

http://www.tezzaron.com/technology/FaStack.htm

[10] W. R. Davis, J. Wilson, S. Mick, J. Xu, H. Hua, C. Mineo, A. M. Sule, M. Steer, and P. D. Franzon, “Demystifying 3D ICs-- the pros and cons of going vertical,”

IEEE Design & Test of Computers, pp.498-510, 2005.

[11] R. M. Lea, I. P. Jalowiecki, D. K. Boughton, J. S. Yamaguchi, A. A. Pepe, V. H.

Ozguz, and J. C. Carson, “A 3D stacked chip packaging solution for miniaturized massively parallel processing,” IEEE Trans. Advanced Packaging, vol. 22, no. 3, pp. 424-432, Aug. 1999.

[12] R. J. Gutmann, J. Q. Lu, Y. Kwon, J. F. McDonald and T. S. Cale, “Three-dimensional (3D) ICs: A technology platform for integrated systems and opportunities for new polymeric adhesives,” in Proc. Int. IEEE Conf. Polymers

and Adhesives in Microelectronics and Photonics, pp. 173-180, 2001.

[13] A. Y. Zeng, J. J. L¨u, K. Rose, and R. J. Gutmann, “First-order performance prediction of cache memory with wafer-level 3D integration,” IEEE Design &

Test of Computers, pp. 548–555, 2005.

[14] I. Loi, S. Mitra, T. H. Lee, S. Fujitaand L. Benini, “A low-overhead fault tolerance scheme for TSV-based 3D Network on Chip links,” in Proc.

IEEE/ACM Int. Conference on Computer-Aided Design, pp. 598-602, 2008.

[15] V. Pavlidis, E. Friedman, “3D topologies for Networks-on-Chip,” IEEE Trans.

VLSI, pp. 1081-1090, 2007.

[16] J. Joyner, P. Zarkesh-Ha, and J. Meindl, “A stochastic global net-length distribution for a three-dimensional System-on-Chip (3D-SoC),” in Proc. IEEE

Int. ASIC/SOC Conference, pp. 147-151, Sept. 2001.

[17] D. Park, S. Eachempati, R. Das, A. Mishra, Y. Xie, N. Vijaykrishnan, and C.

Das, “MIRA: A multi-layered on-chip interconnect router architecture,” in Proc.

IEEE Int. Symp. Computer Architecture (ISCA), pp. 251-261, 2008.

[18] C. Zhu, Z. Gu, L. Shang, R. P. Dick, and R. Joseph, “Three-dimensional

chip-59

multiprocessor run-time thermal management,” IEEE Trans. Computer Aided

Design of Integrated Circuits and Systems, vol. 27, no. 8, pp. 1479-1492, Aug.

2008.

[19] L. Shang, L. Peh, A. Kumar, and N.K. Jha, “Thermal modeling, characterization and management of on-chip networks,” in Proc. IEEE/ACM Int. Symp.

Microarchitecture, pp. 67-78, 2004.

[20] J. Torresola, Chia-Pin Chiu, G. Chrysler, D. Grannes, R. Mahajan, R. Prasher and A. Watwe, “Density factor approach to representing impact of die power maps on thermal management.” IEEE Trans. Advanced Packaging. vol. 28, no. 4, pp. 659-664. Nov. 2005.

[21] C. Addo-Quaye, "Thermal-aware mapping and placement for 3-D NoC designs,"

in Proc. IEEE Int. SOC Conference, pp.25-28, Sept. 2005.

[22] C. H. Chao, K. Y. Jheng, H. Y. Wang, J. C. Wu, and A. Y. Wu, “Traffic and thermal-aware run-time thermal management scheme for 3D NoC systems,” to appear in Int. Symp. Networks-on-Chip, May 2010.

[23] J. Kim, C. Nicopoulos, D. Park, R. Das, Y. Xie, N. Vijaykrishnan , M. Yousif, and C. Das, “ A novel dimensionally-decomposed router for on-chip communication in 3D architectures,” in Proc. IEEE Int. Symp. Computer

Architecture (ISCA), pp. 138-149, 2007.

[24] G. M. Chiu, "The odd-even turn model for adaptive routing," IEEE Trans.

Parallel and Distributed Systems, vol. 11, no. 7, pp. 729-738, July, 2000.

[25] G. Ascia, V. Catania, M. Palesi and D. Patti, “Neighbors-on-Path: A new selection strategy for on-chip networks,” in Proc. IEEE/ACM/IFIP Workshop on

Embedded Systems For Real Time Multimedia, Oct. 2006.

[26] P. Gratz, B. Grot, and S. W. Keckler, "Regional congestion awareness for load balance in networks-on-chip," in Proc. IEEE Symp. High Performance

Computer Architecture (HPCA), pp.203-214, Feb. 2008.

[27] J. Hu and R. Marculescu, “Application-specific buffer space allocation for networks-on-chip router design,” in Proc. IEEE/ACM Int. Conf. on

Computer-60

Aided Design, Nov. 2004.

[28] Noxim: Network-on-Chip Simulator [On-line].

Available: http://sourceforge.net/projects/noxim

[29] W. Huang, K. Sankaranarayanan, R. J. Ribando, M. R. Stan, and K. Skadron,

“An improved HotSpot block-based thermal model with granularity considerations,” in Workshop on Duplicating, Deconstructing, and Debunking

(WDDD), in conjunction with Intl. Symp. on Computer Architecture (ISCA),

[30] Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar, "A 5-GHz mesh interconnect for a teraflops processor," Micro, IEEE , vol. 27, no. 5, pp. 51-61, Sep.-Oct. 2007.

[31] C. J. Glass and L. M. Ni, “The turn model for adaptive routing,” J. ACM, vol. 41, no. 5, pp. 874-902, Sep. 1994.

[32] K. Y. Jheng, C. H. Chao, H. Y. Wang and A. Y. Wu, “Traffic-thermal mutual-coupling co-simulation platform for three-dimensional Network-on-Chip,” to appear in International Symposium on VLSI Design, Automation & Test

(VLSI-DAT), Apr. 2010.

[33]

Benini, L., and De Micheli, G.: ‘Networks on chips: A new SoC paradigm’, IEEE Comput., 2002, 35, (1), pp. 70–80

[34] S.-Y. Lin, C.-H. Huang, C.-H. Chao, K.-H. Huang, and A.-Y. Wu, "Traffic-Balanced Routing Algorithm for Irregular Mesh-Based On-Chip Networks,"

IEEE Trans. Computers, vol. 52, pp. 1156–1168, Sept. 2008.

[35] Shu-Yen Lin, Tzu-Chu Yin, Hao-Yu Wang, and An-Yeu Wu “Traffic-and Thermal-Aware Routing for Throttled Three-Dimensional Network-on-Chip Systems,” in Proc. IEEE Int. Symp. VLSI-DAT-2011, Hsinchu, TAIWAN, April 2011.