In this study, we construct thermal simulation platform for microprocessor.
It can cycle accurate to compute power consumption, calculate leakage power consumption generated from different temperature, and be used in each generation technology size from 22 nm~130 nm. Then, we propose counter-based approach to compute power consumption and it can speed up the thermal estimation. At last, we do the verification between thermal simulation and thermal measurement on real platform. About the future works, we can explore the compiler design for next generation chip because of the influence of leakage power on total power consumption along with the decreasing of technology size. We can’t just think the performance, but it need
to take energy consumption into consideration. Moreover, we can analyze the parameter for thermal simulation on real platform in detail. It will let the results of thermal simulation and measurement to be closer.
Reference
[1] S. Borkar, “Design challenges of technology scaling,” IEEE Micro, pp. 23–29, Jul.-Aug. 1999.
[2] L. He et al., “Considering the Interdependence of Temperature and Leakage Interdependence of Temperature and Leakage,” DAC, 2004.
[3] International Technology Roadmap for Semiconductors (ITRS-09).
http://www.itrs.net/Links/2009ITRS/Home2009.htm
[4] S. Li, J. Ahn, J. B. Brockman, and N. P. Jouppi, “Mcpat 1.0: An integrated power, area, and timing modeling framework for multicore architectures,” HP Labs, 2009.
[5] Pei-Shu Huang, Shiao-Li Tsao, Quan-Chung Chen, and Chen-Wei Huang, "An Efficient Thermal Estimation Scheme for Microprocessors," The 20th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2014).
[6] M. Horowitz, T. Indermaur, and R. Gonzalez, “Low Power Digital Design,” in IEEE International Symposium on Low Power Electronics, October 1994, pp. 8–11.
[7] H. Seongmoo, K. Barr, and K. Asanovic, "Reducing power density through activity migration," 2003 International Symposium on Low Power Electronics and Design, pp. 217-222, 2003.
[8] M. Mutyam, F. Li, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin,
"Compiler-directed thermal management for VLIW functional units,"
Conference on Languages, Compilers, and Tools for Embedded Systems(LCTES),, pp. 163-172, 2006
[9] N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D.
Hill, and D. A. Wood, “The gem5 simulator,” SIGARCH Comput. Archit, News, pp.
1-7, August, 2011.
[10] W. Huang, S. Ghosh, S. Velusamy, K. Sankaranarayanan, K. Skadron, and M. R.
Stan, “Hotspot: acompact thermal modeling methodology for early-stage VLSI design,” IEEE Trans. Very Large Scale Integr, Syst., pp. 501-513, May, 2006.
[11] D. Brooks, V. Tiwari, and M. Martonosi, “Wattch: a framework for
architectural-level power analysis and optimizations,” In Proceedings of the 27th annual international symposium on Computer architecture (ISCA '00), ACM, New York, NY, USA, pp. 83-94, 2000.
[12] J. Donald and M. Martonosi, “Techniques for Multicore Thermal Management:
Classification and New Exploration,” In Proceedings of the 33rd annual
international symposium on Computer Architecture (ISCA '06), IEEE Computer Society, Washington, DC, USA, pp. 78-88, 2006.
[13] A. Bakker and J. Huijsing, “High-Accuracy CMOS Smart Temperature Sensors,”
Kluwer Academic, Boston, 2000.
[14] L. Xia, Y. Zhu, J. Yang, J. Ye, and Z. Gu, “Implementing a Thermal-Aware
Scheduler in Linux Kernel on a Multi-Core Processor,” The Computer Journal, pp.
895-903, 2010.
[15] A. Merkel and F. Bellosa, “Balancing power consumption in multiprocessor systems,” In Proceedings of the 1st ACM SIGOPS/EuroSys European Conference on Computer Systems 2006 (EuroSys '06), ACM, New York, NY, USA, pp. 403-414, 2006.
[16] R. Cochran and S. Reda, “Consistent runtime thermal prediction and control through workload phase detection,” In Proceedings of the 47th Design Automation Conference (DAC '10), ACM, New York, NY, USA, pp. 62-67, 2010.
[17] J. Choi, C. Y. Cher, H. Franke, H. Hamann, A. Weger, and P. Bose, “Thermal-aware task scheduling at the system software level,” In Proceedings of the 2007
international symposium on Low power electronics and design (ISLPED '07).
ACM, New York, NY, USA, pp. 213-218, 2007.
[18] E. K. Ardestani, F.-J Mesa-Martinez, and J. Renau, "Cooling solutions for
processor Infrared Thermography," Semiconductor Thermal Measurement and Management Symposium,” SEMI-THERM 26th Annual IEEE, pp. 187-190, 2010 [19] J. Donald and M. Martonosi, “Techniques for Multicore Thermal Management:
Classification and New Exploration,” SIGARCH Comput. Archit. News 34, pp.
78-88, 2006.
[20] C. Zhu, Z. Gu, L. Shang, R. P. Dick, R. Joseph, "Three-Dimensional
Chip-Multiprocessor Run-Time Thermal Management," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.27, no.8, pp.
1479-1492, Aug, 2008.
[21] A. K. Coskun, R. Strong, D. M. Tullsen, and T. S. Rosing, “Evaluating the impact of job scheduling and power management on processor lifetime for chip
multiprocessors,” In Proceedings of the eleventh international joint conference on Measurement and modeling of computer systems (SIGMETRICS '09), ACM, New York, NY, USA, pp. 169-180, 2009.
[22] P. Chaparro, J. Gonzalez, G. Magklis, Q. Cai, A. Gonzalez, "Understanding the Thermal Implications of Multi-Core Architectures," IEEE Transactions on Parallel and Distributed Systems, vol.18, no.8, pp.1055-1065, Aug, 2007.
[23] A. Kumar, L. Shang, L. S. Peh, and N. K. Jha, “HybDTM: a coordinated hardware-software approach for dynamic thermal management,”
In Proceedings of the 43rd annual Design Automation Conference (DAC '06).
ACM, New York, NY, USA, pp. 548-553, 2006.
[24] D. Brooks and M. Martonosi, “Dynamic thermal management for
high-performance microprocessors,” In proc. Int. Symp. High-Performance Comp.
Architecture, pp. 171-182, 2001.
[25] K. Lee and K. Skadron, “Using performance counters for runtime temperature sensing in high performance processors,” In proc. Workshop HP-PAC, Int. Parallel and Distrib. Process. Symp., pp. 232.1, April, 2005.
[26] T. Y. Wang and C. C. P. Chen, “SPICE-compatible thermal simulation with lumped circuit modeling for thermal reliability analysis based on modeling order
reduction,” Proceedings. 5th International Symposium on Quality Electronic Design, pp. 357-362, 2004.
[27] S. Reda, R. J. Cochran, and A. N. Nowroz, "Improved Thermal Tracking for
Processors Using Hard and Soft Sensor Allocation Techniques," IEEE Transactions on Computers, vol.60, no.6, pp.841-851, June, 2011.
[28] T. Y. Wang and C. C. P. Chen, "3-D Thermal-ADI: a linear-time chip level transient thermal simulator," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.21, no.12, pp. 1434- 1445, 2002.
[29] T. Y. Wang and C. C. P. Chen, "SPICE-compatible thermal simulation with lumped circuit modeling for thermal reliability analysis based on modeling order
reduction," Proceedings. 5th International Symposium on Quality Electronic Design, pp. 357- 362, 2004.
[30] Y. Zhan; S. S. Sapatnekar, "Fast computation of the temperature distribution in VLSI chips using the discrete cosine transform and table look-up," Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, vol.1, pp. 87-92, January, 2005.
[31] C. H. Lim, W. R. Daasch, G. Cai, "A thermal-aware superscalar microprocessor,"
Proceedings. International Symposium on Quality Electronic Design, pp. 517-522, 2002.
[32] M. Huang, J. Renau, S. M. Yoo, J. Torrellas, "A framework for dynamic energy efficiency and temperature management," Proceedings. 33rd Annual IEEE/ACM International Symposium on Microarchitecture, pp.202-213, 2000.
[33] H. Sanchez, B. Kuttanna, T. Olson, M. Alexander, G. Gerosa, R. Philip, J. Alvarez,
"Thermal management system for high performance PowerPCTM
microprocessors," Compcon '97. Proceedings, IEEE , pp. 325-330, Feburary, 1997.
[34] K. Skadron, T. Abdelzaher, M. R. Stan, "Control-theoretic techniques and
thermal-RC modeling for accurate and localized dynamic thermal management,"
Proceedings. Eighth International Symposium on High-Performance Computer Architecture, pp. 17-28, Feburary, 2002.
[35] B. P. Flannery, W. H. Press, S. A. Teukolsky, and W. Vetterling, Numerical recipes in C. Cambridge Univ. Press, Cambride, U.K, 1992.