Future Work

There are still some researches could be further studied. First, the PCU-1, and PCU-2 was dedicated for three cryptographic algorithms but its area is still up to 44% in total area in integrated vision. As a result, design a permutation unit with high efficiency and flexible is an important issue.

Second, we have proposed a methodology to decide what organization of PE. In order to avoid local optimal, this methodology choose several possible candidates and then make them into more detail evaluation. This flow makes us reduce problem space of finding PE organization. But our OPSET choosing method is just a structural method but doesn’t provide global optimal. If the data flow graphs of the application are much larger, the method will waste lot of time and high complexity for graph computation. As a result, it needs a new method to decide possible candidates of P.E. organization with low complexity and have the ability for finding global optimal.

Reference

[1] http://www.epaynews.com/statistics/mcommstats.html

[2] Srivaths Ravi and Anand Raghunathan NEC Laboratories America Paul Kocher C ryptography Research and Sunil Hattangydy Texas Instruments Inc.. "Security in Embedded Systems: Design Challenges" ACM Transactions on Embedded Computing Systems, Vol. 3, No. 3, August 2004, Pages 461–491.

[3] http://java.sun.com/developer/technicalArticles/Security/Crypto/

[4] 近代密碼學及其應用 賴溪松，韓亮，張真誠 松岡

[5] http://big5.xinhuanet.com/gate/big5/news.xinhuanet.com/herald/2004-12/30/

content_2394376.htm

[6] http://www-106.ibm.com/developerworks/library/s-crypt02.html

[7] W. Diffic and M. Hellman, "Privacy and Authentication: An Introduction to Cryptography." Proceedings of IEEE, 67 (1979), pp. 397-427.

[8] SPEC of DES : Federal information processing standard publication, "DATA ENCRYPTION STANDARD (DES)" October, 25, 1999.

[9] R. L. Rivest, A. Shamir, and L. Adleman,

“A method for obtaining digital signatures and public-key cryptosystems,”

Commun. ACM, vol. 21, no. 2, pp. 120–126, Feb. 1978.

[10] E. Barker, L. Bassham, W. Burr, M. Dworkin, J. Foti, J. Nechvatal, and E. Roback,

"Report on the Development of the Advanced Encryption Standard (AES)." Available at http://csrc.nist.gov/encryption/aes/round2/r2report.pdf

[11] SPEC of AES :

Joan Daemen, Vincent Rijmen , Document Version 2

"AES Proposal: Rijndael", Mar, 9, 1999.

Federal Information Processing Standards Publication 197 "Specification for the

ADVANCED ENCRYPTION STANDARD (AES)" November 26, 2001 [12] James F. Kurose keith W. Ross

"Computer Networking : A Top-Down ApproachFeaturing the Internet" 577~580 [13] P. L. Montgomery,

“Modular-multiplication without trial division,” Math. Comput., vol. 44, no. 7, pp. 519–521, 1985.

[14] Dino Oliva, Rainer Buchty, Nevin Heintze

"Embedded applications : AES and the cryptonite crypto processor"

Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 2003

[15] Henry Kuo, Ingrid Verbauwhede

"Architectural Optimization for a 1.82Gbits/sec VLSI Implementation of the AES Rijndael Algorithm"

Proceedings of the Third International Workshop on Cryptographic Hardware and Embedded Systems, May 2001

[16]Akashi Satoh, Sumio Morioka, Kohji Takano, Seiji Munetoh

"A Compact Rijndael Hardware Architecture with S-Box Optimization“

Proceedings of the 7th International Conference on the Theory and Application of Cryptology and Information Security: Advances in Cryptology December 2001

[17] Gaël Rouvroy, Francois-Xavier Standaert, Jean-Jacques Quisquater, Jean-Didier Legat

"Efficient Uses of FPGAs for Implementations of DES and Its Experimental Linear Cryptanalysis“

IEEE Transactions on Computers, Volume 52 Issue 4 April 2003 [18]Chih-Yuang Su; Shih-Am Hwang; Po-Song Chen; Cheng-Wen Wu

"An Improved Montgomery’s Algorithm for High-Speed RSA Public-Key Cryptosystem"

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on Volume 7, Issue 2, June 1999 Page(s):280 - 284

[19] Thomas Blum, Christof Paar

"High-Radix Montgomery Modular Exponentiation on Reconfigurable Hardware“

IEEE Transactions on Computers, Volume 50 Issue 7 July 2001 [20] Zhijie Shi and Ruby B. Lee,

“Bit Permutation Instructions for Accelerating Software

Cryptography”, Proceedings of the IEEE International Conference on

Application-Specific Systems, Architectures and Processors, pp. 138-148, July 2000 [21] Xiao Yang and Ruby B. Lee,

“Fast Subword Permutation Instructions Using Omega

and Flip Network Stages”, Proceedings of the International Conference on Computer Design , pp. 15-22, September 2000

[22] Xiao Yang, Manish Vachharajani and Ruby B. Lee,

“Fast Subword Permutation Instructions Based on Butterfly Networks”, Proceedings of Media Processors 1999

IS&T/SPIE Symposium on Electric Imaging: Science and Technology, pp. 80-86, January 2000

[23] Ruby B. Lee, Zhijie Shi and Xiao Yang,

“How a Processor can Permute n bits in O(1) cycles,”,

Proceedings of Hot Chips 14 – A symposium on High Performance Chips, August 2002

[24] Zhijie Shi, Xiao Yang and Ruby B. Lee,

“Arbitrary Bit Permutations in One or Two Cycles”,

Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors, June 2003

Appendix

A-1 Result of Integrated DES design

In this section, we show the space-time result which integrated DES with RSA and AES. In the Fig., A-1 is symmetric result which execute the AES encryption, AES

decryption and DES. Fig. A-2 is asymmetric result which execute the MON. Fig. A-3 is the result which combines symmetric and asymmetric result.

Fig. A-1 Symmetric result

Fig. A-2 Asymmetric result 0.0E+00

AES_E AES_D AES DES Symmetric

ASIC

Fig. A-3 Total result

A-2 Related Product

AT91SC FAMILY: Atmel

Atmel’s AT91SC Series of 32-bit RISC based secure microcontrollers provide the computing power and security levels required to meet the worldwide demand for next-generation applications.

Fig. A-4 Organization of AT91SC

Total result

0.0E+00 8.0E+08 1.6E+09

ASIC My Design

ASIC My Design

The following is its key feature and application example Key Features

1. 32-bit RISC ARM® SecurCoreTM Up to 50 MHz Clock 2. JavaCard Hardware Accelerator

3. Advance Crypto Co-processor AdvXTM : RSA/DSA/ECC 4. Hardware DES and TDES

5. Advanced Interfaces : Two I/O Ports.

6. ISO 7816 Controller 7. SPI Interface

8. USB Full-Speed Application Examples

1. SIM/USIM/UICC Cards 2. High Performance Smart Cards 3. Banking/IT/Pay TV, …

4. Secure Storage

5. Software Protection, e-token 6. Secure Access Module 7. High Security Applications