• 沒有找到結果。

CHAPTER 4 SIMLATION AND MEASUREMENT

4.3 Measurement

Using Agilent E4440A Spectrum Analyzer & Agilent E5052A Signal Source Analyzer (SSA)

Fig 4.8 Spectrum

-0.5 -0.4 -0.3 -0.2 -0.1 0 0.1 0.2 0.3 0.4 0.5 9.4

9.6 9.8 10.0 10.2 10.4

Y Axis Title

X Axis Title

B

Fig 4.9 Tuning Range

Fig 4.10 Phase noise

Table 4.3 Specification

規格 CMOS 0.18 m 

結果比較 量測 模擬

Frequency (GHz)@(Vc=0~0.5) 9.46~10.21 9.57~10.35

Frequency (GHz)@(Vc=-0.5~0.5) 9.46~10.41 NA

Phase noise (1MHz) @(Vc=0~0.5) -112.49 -113

Tuning range(GHz) 9.6% 7.8%

Pdiss (total) (mW) 1.3~1.5 0.7~1

Die size (mm2) 0.61x0.85=0.5185

Fig 4.11 Layout

Fig 4.12 Microphotograph

CHAPTER 5 Design Flow 5.1 Design Flow

The simulation software ADS designer is used to design the circuit. ADS momentum is used to do EM simulation. After the layout of circuit is finished, DRC

& LVS & LPE is done to check the correction for the design.

Specification

Literature survey

Circuit design

Simulation & Optimization

Layout and Check (DRC, LVS)

Post-Simulation

Finish Fit Spec

NO

YES

Fit Spec

YES

NO

CHAPTER 6 Conclusions & Improvement 6.1 Conclusion

As a consideration of high frequency, small area, low-phase noise and low-power, there aren’t many architectures could satisfy the conditions. A transformer-feedback voltage-controlled oscillator is proposed as the structure choice for low-voltage, low-power, and low-phase-noise application. Transformer feedback enables to increase output swing by the dual signal swings across the supply voltage and the ground potential. The design also provides higher quality factor to improve phase noise and the power consumption.

The measurement results show that the oscillation frequency is 10 GHz with 9.6% tuning range. The core dc power consumption is only 1.3mW. The phase noise at 1-MHz offset is -112.49 dBc/Hz. The chip size is 0.51mm , core size is only 2 0.063mm . 2

To realize the integrated RF circuits with the good performances, the monolithic inductor with good quality factor is an essential requirement, especially for phase noise of VCO. In the passive components, the differential type inductor and deep-trench inductor are the better choice in Q-enhancement. Symmetrical differential inductor is the best choice since it has higher quality factor, resonant frequency and small die area [9]. Every circuit combined with passive and active device. The improvements in both of them are important for our design. The physics is limited, but the idea is infinite. We always try to combine some useful improvement and concepts, no matter how strange the idea is.

(6.1)

(6.2)

Table 6.1 the comparisons with others literatures

Ref Process Freq

6.2 Improvement

There is an issue on Substrate noise coupling effect.With the metal interconnects linked to the transistors and varactors, the noise collected by the inductor can be an important contributor to the undesired spurs in addition to the direct coupling through the body of the nonlinear devices. A straightforward solution is to use a DNW layer to prevent the noise coming from the substrate. Both of two structures provide the isolation of noise. The DNW structure has been widely used to reduce undesired interference as shown in Fig 5.1(a). [25]

Fig 5.1 (a) DNW inductor (b)Patterned Ground Shields inductor Another structure, PGS, is also employed to reduce the substrate noise coupling.

With the metal strips placed underneath the inductor, the PGS structure has been used to increase the inductor quality factor, owing to the reduced image current [26]. We can improvement our circuit with PGS under the inductor.

Reference

[1]B. Razavi, RF microelectronics, Prentice Hall PTR, 1998.

[2] Thomas H. Lee, “The Design of CMOS Radio-Frequency Integrated Circuit 2nd edition”.

[3]J.C. Guo, C. H. Huang, K. T. Chan, W. Y. Lien, C. M. Wu, and Y. C. Sun, “0.13μm low voltage logic base RF CMOS technology with 115GHz fT and 80GHz fMax,”

33rd European Microwave Conference, pp. 682-686, 2003.

[4]B. Razavi, Design of analog CMOS integrated circuits, McGraw-Hill, 2001.

[5]A. Kral, F. Behbahani, and A.A. Abidi, “RF-CMOS Oscillators with Switched Tuning,” IEEE Custom Integrated Circuits Conf., Santa Clara, CA, 1998, pp. 555-558 [6] E. Hegazi, A. A. Abidi, “Varactor Characteristics, Oscillator Tuning Curves, and AM-FM Conversion,” in Proc. IEEE J. Solid State Circuit, vol. 38, pp. 1033-1039, June 2003

[7]M. Hershenson, S. S. Mohan, S. P. Boyd, and T. H. Lee. “Optimization of inductor circuits via geometric programming,” in Proc. Design Automation Conf., 1999, pp.

994-998

[8]J. R. Long, “Monolithic transformers and their application in a differential CMOS RF low-noise amplifier,” IEEE J .Solid-State Circuits, vol. 35, pp.1368-1382, Sep.

2000

[9]M. Danesh, J. R. Long, “Differential Driven Symmetric Microstrip Inductors,”

IEEE Trans. Microwave Theory Tech., vol. 50, no. 1, pp.332-341, Jan. 2002

[10]D. B. Leeson, “A simple model of feedback oscillator noises spectrum,” Proc.

IEEE, vol. 54, pp. 329-330, Feb, 1966

[11]A. Hajimiri, T. H. Lee, “A general theory of phase noise in electrical oscillators,”

IEEE J. Solid-State Circuits, vol. 33, no. 2, p. 179-194, Feb. 1998

[12]O.Baran, M. Kasal, “Oscillator Phase Noise Models,” Radioelektronika pp. 1-4, April. 2008

[13]A, Jerng, C. G. Sodini, “The impact of device type and sizing on phase noise mechanisms,” IEEE J. Solid-State Circuits, vol. 40, p. 360-369, Feb. 2005

[14]D. Ham, A. Hajimiri, “Concepts and Methods in Optimization of Integrated LC VCOs,” IEEE J. Solid-State Circuits, vol. 36, pp. 896-909, June 2001

[15]J. J. Rael, A. A. Abidi, “Physical process of phase noise in differential LC oscillators,” in Proc. IEEE Custom Integrated Circuits Conf., Orlando, Fl, 2000, pp.569-572

[16]E. Hegazi, H. Sjoland, A. A. Abidi, “A filtering technique to lower LC oscillator phase noise,” in Proc. IEEE J. Solid-State Circuits, vol. 36, pp. 1921-1930, Dec. 2001 [17]M. Straayer, J. Cabanillas, and G. Rebeiz, “A low-noise transformer-based 1.7-GHz CMOS VCO,” in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig.

Tech. Papers, Feb. 2002. pp. 286-287

[18]K. Kwok, H. C. Luong, “Ultra-low-voltage high-performance CMOS VCOs using transformer feedback,” IEEE J. Solid-State Circuits, vol. 40, no. 3, pp. 652-660, March 2005

[19]D. Baek, T. Song, E. Yoon, and S. Hong, “8-GHz CMOS quadrature VCO using transformer-based LC tank,” IEEE Microw. Wireless Compon. Lett., vol. 13, no. 10, pp. 446-448, Oct. 2003.

[20]S. L. J. Gierkink, E. A. M. Klumperink, A. P. van der Wel, G. Hoogzaad, E. van Tuijl, and B. Nauta, “Intrinsic 1/f device noise reduction and its effect on phase noise in CMOS ring oscillators,” IEEE J. Solid-State Circuits, vol. 34, pp. 1022-1025, July 1999

[21]C.-C. Li, T.-P, Wang, C.-C. Kuo, M.-C. Chuang, and H. Wang, “A 21GHz Complementary Transformer Coupled CMOS VCO,” IEEE Microw. Wireless

Compon. Lett., vol.18, no. 4, April 2008

[22]N.-J. Oh and S.-G. Lee, “11-GHz CMOS differential VCO with back-gate transformer feedback,” IEEE Microw. Wireless Compon. Lett., vol. 15, no. 11, pp.

733-735, Nov. 2005

[23] M. Harada, T. Tsukahara, J. Kodate, A. Yamagishi, and J. Yamada, “2-GHz RF front-end circuits in CMOS/SIMOX operating at an extremely low voltage of 0.5 V,”

IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 2000–2004, Dec. 2000.

[24] A. Porret, T. Melly, D. Python, C. Enz, and E. Vittoz, “An ultralowpower UHF transceiver integrated in a standard digital CMOS process: architecture and receiver,”

IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 452–466, Mar. 2001.

[25]Y.-C. Wu, S. S. H. Hsu, K. K. W. Tan, and Y.-S. Su “Substrate noise coupling reduction in LC voltage-controlled oscillators,” IEEE ELECTRON DEVICE LETTERS, VOL. 30, NO. 4, APRIL 2009

[26] C. Yue and S. Wong, “On-chip spiral inductor with patterned ground shields for Si-based RF IC’s,” IEEE J. Solid-State Circuits, vol. 33, no. 5, pp. 743–752, May 1998.

Vita

姓 名: 陳冠翰 性 別: 男

出生日期: 中華民國七十三年七月九日 籍貫: 台灣省台北市

學歷:

國立成功高級中學 (88 年9 月~91 年6 月)

國立元智大學電機工程學系 (91 年9 月~95 年6 月) 國立交通大學電子研究所碩士班 (96 年 9 月~98 年 7 月)

論文題目: 使用變壓器回授及正向基底偏壓壓控振盪

器之研究

相關文件