CHAPTER 6 CONCLUSION AND FUTURE WORK
6.2 F UTURE W ORK
Up to now, the early termination scheme is regarded as the most efficient way to reduce the power consumption in turbo decoders. It uses several characteristics in turbo decoding to judge if decoding sequence is nearly correct before maximum iteration number is achieved.
Once iterative decoding can be stopped earlier, then the power can be saved. In [37], an iteration stopping criterion has been modified based on the cross entropy between the a posteriori probabilities of two SISO decoders for each iteration. Some other simplified criteria was proposed in [38] and [39]. Most of these criteria make the decoder idle for saving power. The idea of utilization mentioned in chapter 4 will be useful for thinking of a new stopping criterion, which should be more precisely called “skipping criterion.” If we set a
“skipping criterion” for all sub-codewords in our proposed intra-codeword parallel architecture, the decoder will skip decoding certain sub-codewords which is meet the
“skipping criterion.” Therefore, the decoding procedure would be more efficient and the throughput will increase as the channel condition going better.
Bibliography
[1] C. Berrou, A. Glavieux, and P. Thitimajshima, “Near Shannon limit error- correcting coding and decoding: Turbo-codes (1),” in Proc. IEEE Int. Conf. on Commun., Geneva, Switzerland, May 1993, pp. 1064–1070.
[2] L. R. Bahl, J. Cocke, F. Jelinek, and J. Raviv, “Optimal decoding of linear codes for minimizing symbol,” IEEE Trans. Inform. Theory, no. IT-20, pp. 284–287, Mar. 1974.
[3] J. Hagenauer, E. Offer, and L. Papke, “Iterative decoding of binary block and convolutional codes,” IEEE Trans. Inform. Theory, vol. 42, no. 2, pp. 429-445, Mar.
1996.
[4] J. Hagenauer and P. Hoeher, “A Viterbi Algorithm with Soft-decision Outputs and its Applications,” in IEEE GLOBE-COM, Dallas, TX, pp. 47.1.1-47.1.7, Nov. 1989.
[5] G. Solomon and H. C. A. van Tilborg, “A connection between block and convolutional codes,” SIAM J. Appl. Math., vol. 37, pp. 358–369, Oct. 1979.
[6] H. H. Ma and J. K. Wolf, “On tail biting convolutional codes,” IEEE Trans. Commun., vol. COM-34, pp. 104–111, Feb. 1986.
[7] C. Weiss, C. Bettstetter, S. Riedel, and D. J. Costello, “Turbo decoding with tailbiting trellises,” in Proc. URSI Int. Symp. Signals, Systems, Electronics, 1998, pp. 343–348.
[8] C. Weiss, C. Bettstetter, and S. Riedel, “Code construction and decoding of parallel concatenated tail-biting codes,” IEEE Trans. Inform. Theory, vol. 47, pp. 366-386, Jan.
2001.
[9] J. Sun and O. Y. Takeshita, ”Interleavers for Turbo codes using permutation polynomials over integer rings,” IEEE Trans. Inform. Theory, vol. 51, no. 1, pp. 101-119, Jan. 2005.
[10] P. Robertson, E.Villebrun and P. Hoeher, “A Comparison of Optimal and Sub-optimal MAP Decoding Algorithms operating in the Log Domain,” Proc. ICC’95, Seattle, June 1995.
[11] M. Bickerstaff, L. Davis, C. Thomas, D. Garrett, and C. Nicol, “A 24Mb/s radix-4 logMAP turbo decoder for 3GPP-HSDPA mobile wireless,” in ISSCC Dig. Tech. Papers, 2003, pp. 151–484.
[12] B. Bougard, A. Giulietti, V. Derudder, J. Willem, S. Dupont, L. Hollevoet, F. Catthoor, L. V. der Perre, H. D. Man, and R. Lauwereins, “A scalable 8.7nj/bit 75.6Mb/s parallel concatenated convolutional (turbo-)codec,” in ISSCC Dig. Tech. Papers, 2003, pp.
152–484.
[13] Y. Zheng, “Network for permutation or de-permutation utilized by channel coding algorithm,” U.S. Patent Pending.
[14] C. H. Tang, C. C. Wong, C. L. Chen, C. C. Lin, and H. C. Chang, “A 952Mb/s Max-Log MAP decoder chip using radix-4×4 ACS architecture,” in IEEE A-SSCC, 2006, pp.
79–82.
[15] C. B. Shung, P. H. Siegel, G. Ungerboeck, and H. K. Thapar, “VLSI architectures for metric normalization in the Viterbi algorithm,” in Int. Conf. Communications, vol. 4, Atlanta, CA, Apr. 1990, pp. 1723–1728.
[16] P. Urard, L. Paumier, M. Viollet, E. Lantreibecq, H. Michel, S. Muroor, and B. Gupta,
“A generic 350Mb/s turbo-codec based on a 16-states SISO decoder,” in ISSCC Dig.
Tech. Papers, 2004, pp. 424–536.
[17] Z. He, P. Fortier, and S. Roy, “Highly parallel decoding architectures for convolutional turbo codes,” IEEE Trans. VLSI Syst., vol. 14, no. 10, Oct. 2006.
[18] S. Yoon, and Y. Bar-Ness, “A Parallel MAP Algorithm for Low Latency Turbo Decoding,” IEEE Commun. Lett., vol. 6, no. 7, pp.288-290, Jul. 2002.
[19] J. H. Andersen, “‘Turbo’ Coding for Deep Space Application,” in IEEE International Symposium on Inform. Theory, 17-22, pp.36, Sep. 1995.
[20] D.Divsalar, S. Dolinar, R. J. McEliece, and F. Pollara, “Performance Analysis of Turbo Codes,” in IEEE Military Communication conf., vol. 1, 5-8, pp. 91-96, Nov. 1995.
[21] J. Hagenauer and P. Hoeher, “A Viterbi Algorithm with Soft-decision Outputs and its Applications,” in IEEE GLOBE-COM, Dallas, TX, pp. 47.1.1-47.1.7, Nov. 1989.
[22] J. H. Andersen, “‘Turbo’ Coding for Deep Space Application,” in IEEE International Symposium on Inform. Theory, 17-22, pp.36, Sep. 1995.
[23] J. H. Andersen, “Turbo codes extended with outer BCH code,” in Electronics Letters, vol. 32, no. 22, 24, pp.2059-2060, Oct. 1996.
[24] J. A. Erfanian, S. Pasupathy, and G.Gulak, “Reduced Complexity Symbol Detectors with Parallel Structures for ISI Channels,” IEEE Trans. Commun., vol. 42, no. 2/3/4, pp.1261-1271, Feb./Mar./Apr. 1994.
[25] T. A. Summers and S. G. Wilson, “SNR Mismatch and Online Estimation in Turbo Decoding,” IEEE Trans. Commun., vol. 46, pp.421-423, Apr. 1998.
[26] A. Worm, P. Hoeher, N. Wehn, “Turbo-Decoding Without SNR Estimation,” IEEE Commun. Letters, vol. 4, no. 6, pp.193-195, June 2000.
[27] S. A. Barbulescu, “Iterative decoding of turbo codes and other concatenated codes,”
University of South Australia, PhD Dissertation, Aug. 1995.
[28] S. A. Barbulescu, “On Sliding Window and Interleaver Design,” Electronics Letters, vol.
37, no. 21, pp.1299-1300, Oct. 2001.
[29] A. J. Viterbi, “Error bounds for convolutional codes and asymptotically optimum decoding algorithm,” IEEE Trans. Inform. Theory, vol. IT-13, no. 2, pp.260-269, Mar.
1973.
[30] Y. Wu and B. D. Woerner, “Internal data width in SISO decoding module with modular renormalization,” in IEEE Vehic. Tech. Conf., vol. 1, pp. 675-679, May 2000.
[31] Y. Wu, B. D. Woerner, and T. K. Blankenship, “Data Width Requirements in SISO Decoding With Module Normalization,” in IEEE Trans. On Commun., vol. 49, no. 11, pp. 1861-1868, Nov. 2001.
[32] T. K. Blankenship and B. Classon, “Fixed-Point Performance of Low-Complexity Turbo Decoding Algorithms,” in IEEE Vehic. Tech. Conf., vol. 2 pp. 1483-1487, May 2001.
[33] C. B. Shung, P. H. Siegel, G. Ungerboeck and H. K. Thapar, “VLSI architectures for metric normalization in the Viterbi algorithm,” IEEE International Conference on Communications, vol. 4, pp.1723-1728, Apr. 1990.
[34] A. P. Hekstra, “An Alternative to Metric Rescaling in Viterbi Decoders,” IEEE Trans.
Commun., vol. 37, no. 11, pp. 1220-1222, Nov. 1989.
[35] G. Feygin and P. G. Gulak, “Architectural Tradeoffs for Survivor Sequence Memory Management in Viterbi Decoder,” IEEE Trans. On Commun., vol. 41, no. 3, pp. 425-429, Mar. 1993.
[36] M. A. Bickerstaff, D. Garrate, T. Prokop, C. Thomas, B. Widdup, G. Zhou, L. M. Davis, G. Woodward, C. Nicol, R. H. Yan, “ A Unified Turbo/Viterbi Channel Decoder for 3GPP Mobile Wireless in 0.18-μm CMOS”, in IEEE Journal of Solid-State Circuits, vol.37, no.11, Nov. 2002
[37] M. Moher, “Decoding via Cross Entropy Minimization,” in Proc. IEEE Globecom Conf., Houston, TX, Dec. 1993, pp.809-813.
[38] R. Y. Shao, S. Lin, and M. P. C. Fossorier, “Two Simple Stopping Criteria for Turbo Decoding,” IEEE Trans. On Commun., vol. 47, no. 8, pp.1117-1120, Aug. 1999.
[39] Y Wu, D. Woerner, and J. Ebel, "A simple stopping criteria for turbo decoding," IEEE Commun. Letters, vol. 4, pp. 258-260, Aug. 2000.