• 沒有找到結果。

Chapter 4 ECG System-on-Chip Design

4.3 System Control

The system control unit (SCU) is responsible for initialization of the system, decoding of the current configuration, and generating control signals decoded from the current configuration to corresponding modules. The ECG SOC receives configurations from a remote station via the UART interface to startup the system. In addition, a trigger signal is employed to enable a manual start so that the system can reset to a default mode without the need of configuration commands from the remote station. The command packet and corresponding configurations are shown in Figure 4.3.

Figure 4.3 Command packet and corresponding configuration

After receiving a configuration command, the SCU decodes the command and if system re-configuration is required issues an internal reset to all modules. The system then restarts with the new control signals and the configuration is loaded. The control flow diagram of the SCU is shown in Figure 4.4.

Figure 4.4 System control flow diagram 4.4 HRV Processor

A VLSI hardware implementation of an HRV processor that is power efficient and analytical accurate has been presented in this thesis. The architecture of the HRV engine was discussed in Chapter 2 and the overall architecture is shown in Figure 4.5(a). The HRV processor is implemented The HRV engine performs time-frequency HRV analysis on a heart rate window of two minutes with fifty percent overlap. Spectral analysis using the Lomb periodogram is calculated using a novel low area fixed-point hardware design.

The HRV processor can operate in various modes, shown in Figure 4.5(b), and has gated clocks to turn off the processor when HRV calculation is not performed. The proposed HRV engine is cost-effective in obtaining accurate time-frequency domain HRV analysis without the need for microprocessors or software on remote stations.

4.5 Compression Engine

It is well-known that wireless data communication takes up a large share of the total power consumption in most portable wireless devices or systems, with power dissipation proportional to the amount of data transferred.

With the energy consumption of today’s wireless transceivers ranging between 0.6 nJ/bit to 75 nJ/bit depending on modulation scheme, protocol, data rate and transmitter power output [59,60], data compression performed in a submicron technology domain is expected to result in overall power savings. For example, a microcontroller-based lossy

(a)

(b)

Figure 4.5 (a) Architecture of the HRV processor (b) Top level module view of the HRV processor

compressor [61] can already achieve an energy consumption of 31 pJ/bit, which is an order of magnitude lower. For our ECG processor, a lossless compression technique was chosen instead of lossy in order to avoid the possibility of losing ECG artifacts of potential diagnostic value.

The architecture of the compression engine, shown in Figure 4.6, comprises a precision adjust unit, a context determiner, a differential pulse code modulation (DPCM) predictor, a context-based k-parameter estimator, a prediction memory array (3ch ECG), a set of context variable upkeep modules, a remap to unsigned unit, a Golomb-Rice entropy coder and a 40-bit multi-stream packer/multiplexer. To enhance the compression performance, each ECG sample was classified according to a context rule based on a finite number of previous samples[62], with the Golomb-Rice k-parameter estimated for each context and particular sample. To minimize area and latency, the need for sample buffers was eliminated by employing an adaptive k-parameter estimation algorithm [63]. The compression unit also accepts RR interval and HRV coefficient data, which, together with compressed or raw ECG data are packetized and multiplexed onto a single data stream.

Figure 4.6 Architecture of the lossless compression engine

Table 4-2 shows the specifications of the compression engine compared to previous works.

Table 4-2 Specifications of the Compression Engine

Parameters This work [64]

Compression Ratio 2.50 1.70

Technology 90nm CMOS 90nm CMOS

4.6 Wireless Communication

As the UART standard is used for output of data, many forms of communication protocols can be utilized. Through UART, the system can be interfaced with a wireless chip solution, a PC, or any other device with UART. To verify the capabilities of various output methods, wireless transmission using the IEEE 802.15.4 standard as well as the Bluetooth standard were implemented in this study.

The IEEE 802.15.4 is a standard which specifies the physical layer and media access control for low-rate wireless personal area networks and is the basis for protocols such as ZigBee. In this thesis, a Jennic-JN5121 chipset was used for development of the IEEE802.15.4 compliant wireless protocol. The IEEE802.15.4 compliant module is shown in Figure 4.7.

Figure 4.7 Photo of the IEEE802.15.4 wireless module

In IEEE802.15.4 the physical medium is accessed through a CSMA/CA protocol where nodes wait until the channel is clear before transmitting data. If packet collision occurs, a back-off time is allotted before data resend is attempted. In cases where there are multiple nodes this will result in a constant resending of packets which in turn will increase power consumption. To avoid packet collision, and thus reduce power consumption from re-transmission, a round-robin scheme is employed. In the round-robin scheme the wireless coordinator activates each registered node in rotation. A node can only send data if it is activated and after a pre-configured amount of time will revert back to an idle state. This ensures that only one node will transmit at a time. A diagram of the round-robin scheme is shown in Figure 4.8.

Figure 4.8 The flow of the round-robin scheme

For validation of the use of Bluetooth with the proposed system, a module using CSR BlueCore4-External single chip Bluetooth system was used. Bluetooth is a wireless technology standard for exchanging data over short distances from fixed and mobile devices. Bluetooth is a packet-based protocol with a master-slave structure also using a

round-robin scheme. Through the use of the SPP profile of Bluetooth, the proposed system can wirelessly transmit data using Bluetooth via UART. The Bluetooth module is shown in Figure 4.9.

Figure 4.9 Photo of the Bluetooth module

A comparison of IEEE802.15.4 and Bluetooth wireless standards is shown in Table 4-3. In our studies, the IEEE802.15.4 wireless standard demonstrated more flexible system configurations. However, in cases of large numbers of connecting nodes, the communication protocol would need re-evaluation in consideration of limited bandwidth and packet collision. The ubiquity of devices with Bluetooth standard is a prospective advantage; however, the one-to-one characteristics of Bluetooth might also introduce problems with mass multiple connections.

Table 4-3 Comparison of Bluetooth and IEEE802.15.4

Parameters Bluetooth

IEEE802.15.4 (ZigBee)

Operating Frequency 2.4 GHz 2.4 GHz

Modulation Technique Frequency Hopping Spread Spectrum

Direct Sequence Spread Spectrum

Transmission rate (kbit/s) 1000 250

Range 10-100 meters 10-100 meters

Typical network join time 3 seconds 30 milliseconds

Power Consumption Medium Low

4.7 System Verification

An SOC development platform from Socle Technology was initially used to verify the system blocks. The SOC development platform provides an ARM926EJ-S processor and various peripheral modules, including a Xilinx FPGA, which are connected to the ARM processor through an AMBA High-performance Bus (AHB). The designed HRV processer was implemented on the FPGA and verified with patterns sent from a PC.

In-circuit emulator (ICE) was used to feed ECG patterns into the ARM processor which then passed the data to the FPGA on the AHB bus. To connect the HRV processor on the FPGA to the AHB bus, an AHB wrapper was added to the original architecture. The AHB wrapper provides a handshaking interface between the HRV processor and the AHB bus.

The UART module was also implemented so that the capability to communicate with the Bluetooth module using a system clock of 24 MHz could be verified. The setup of FPGA verification is shown in Figure 4.10.

Figure 4.10 Verification of the HRV processor on FPGA

Tests using the Socle Development Platform have verified that the HRV processor is capable of calculating time-frequency analysis in real-time and is possible to

implement using VLSI technology. Results also show that the UART module was successful in communicating with the IEEE802.15.4 module, Bluetooth module, as well as a PC using RS-232. Wireless transmission with the Bluetooth module was enabled for a prolonged time to check for possible data-loss during transmission. Final results have verified that the FPGA system can effectively operate and send data without data-loss.

Chapter 5 Chip Implementation

5.1 Chip Tape-out

The ECG System-on-Chip design proposed in Chapter 4 is scheduled for tape-out under UMC 90nm SPHVT 1.0V 1P9M process technology. To reduce static power consumption, the chip has been implemented using high Vt process (HVT) library. The floorplan and I/O plan of the chip is shown in Figure 5.1. The total number of pads is 36, with 14 power pads and 22 logic pads.

Figure 5.1 Floorplan and I/O plan

Table 5-1 Description of the I/O Pads

Input Pins Bits Function

CLK 1 System clock signal

RESET 1 System reset signal

MANUAL_START 1 Start the system in default mode

ADC_EOC 1 End of conversion from ADC

ADC_DATA 10 Converted data from ADC

RX 1 UART receive port

Output Pins Bits Function

AIC_CLK10K 1 10KHz clock to ADC

AIC_CLK1200K 1 1.2MHz clock to ADC

ADC_RESET 1 Reset signal to the ADC

ADC_START_CONVERSION 1 Start ADC conversion

ADC_CHSEL 2 ADC Channel select

0: Lead I 1: Lead II 2: Lead III 3: Unused

TX 1 UART transmit port

Figure 5.2 Chip layout of the ECG SOC with on-board HRV processor

Figure 5.2 shows the layout of the chip. The die size is 800µm by 800µm, and the core size is 512µm by 512 µm. The gate count of chip is 93701. A total 3.2KB of SRAM is used on the chip. The working system clock frequency is 24MHz. By using HVT library, a reduction of 31% in total power consumption was achieved compared to RVT library. The overall power consumption of the chip is 523µW as simulated with Synopsys Prime Power. The details of the chip are shown in Table 5-2.

Table 5-2 Summary of the ECG SOC Chip Design

Parameters Value

Technology Process UMC 90nm SP_HVT Process 1.0V

Die size 800µm x 800µm

5.2 Setup of the Integrated ECG Health-Care System

The fabricated ECG SOC will be applied to the prototype of an integrated ECG health-care system. The integrated ECG system includes front-end circuits for amplification and filtering of three channel ECG signals. As the ECG is a bioelectric signal, its amplitude is relatively small and easily corrupted by noise. Therefore an instrumentation amplifier (IA) is used in the front-end circuits to amplify the ECG signal at the first section. Next the signal is filtered using a notch filter with cut-off frequency of 60Hz for rejection of power-line interference. Then a high-pass and low-pass filter limits the ECG signal to 0.05Hz and 150Hz before another IA amplifies the final output signal.

The schematic of the front-end circuits is shown in Figure 5.3. After the front-end circuits there is an analog mux and 10-bit ADC that can be controlled by the ECG SOC for acquisition of ECG data. Finally a Bluetooth module is included to transmit data to a remote base station.

The integrated ECG system prototype will be implemented on a printed circuit board (PCB) using direct chip attachment (DCA) to bond the fabricated ECG SOC die directly to the PCB. The setup of the system is shown in Figure 5.4.

Figure 5.3 Circuit schematic of the front-end sensor circuit

Figure 5.4 Setup of the integrated ECG system using the proposed ECG SOC

Chapter 6 Conclusion and Future Work

6.1 Conclusion

In light of the aging population, healthcare systems designed for portable and at-home applications can alleviate the problems of caring for a growing number of elderly patients. Such medical devices can also assist in maintaining a healthy condition of the general population. In this thesis, a design of a low area and low power ECG system-on-chip for applications in portable biomedical devices is proposed. The ECG SOC can acquire three-channel ECG data from external front-end circuits through an ADC controller. A lossless compression engine with compression ratio of 2.5 is employed before data is sent by wireless transmission through a Bluetooth module. An on-board HRV processor is able to perform time-frequency analysis of HRV according to user configurations. The proposed system is well integrated and is configurable through remote commands or a trigger signal. Through the use of a common interface standard, UART, the system is able to easily connect with other modules or ICs increasing the compatibility and robustness of the design. The ECG SOC has been verified on FPGA and implemented using UMC 90nm SPHVT 1.0V 1P9M process technology.

In portable applications, the tradeoff between system complexity and device size is often an important issue. However, VLSI design can help in the implementation of an architecture that has high analysis capability and yet is small in device size. The design and implementation of the ECG SOC proposed in this thesis demonstrates the possibility of an SOC solution for portable medical devices that can benefit doctors, patients, and researchers.

6.2 Future Work

The features of the ECG are also important indicator for the diagnosis of many diseases. For example, the absence of the P wave may indicate cases of atrial fibrillation.

The accurate detection of all points and waves of the ECG is therefore also an important function. To provide more information to the end-user, the study of an area and power efficient automatic method for detection and classification of the ECG waveform is of great benefit.

In terms of architecture design for VLSI implementation, further power and cost efficiency can be achieved by integration of front-end circuits, SOC, and wireless transmission through use of system-in-package (SIP) technology or mixed-signal IC design. The HRV processor can also serve as a processing unit in a multi-biomedical signal system [65] for uses in ICU.

References

[1] N. Hooyman and H. Kiyak, Social gerontology: A multidisciplinary perspective, 6th ed.: Allyn & Bacon, 2002.

[2] 陳寬政, "人口老化的原因與結果," 台灣人口老化問題, pp. 7-28, 2009.

[3] A. S. Grove, "Efficiency in the Health Care Industries: A View From the Outside,"

JAMA, vol. 294, pp. 490-492, July 27, 2005 2005.

[4] National Vital Statistics Reports Deaths: Final Data for 2007 Volume 58, Number 19

[5] American Heart Association. (2006). Cardiovascular Disease Statistics. Available:

http://www.americanheart.org

[6] J. Habetha, "The myheart project - fighting cardiovascular diseases by prevention and early diagnosis," in Engineering in Medicine and Biology Society, 2006. EMBS '06. 28th Annual International Conference of the IEEE, 2006, pp. 6746-6749.

[7] M. Harris and J. Habetha, "The MyHeart project: A framework for personal health care applications," in Computers in Cardiology, 2007, 2007, pp. 137-140.

[8] T. R. F. Fulford-Jones, W. Gu-Yeon, and M. Welsh, "A portable, low-power, wireless two-lead EKG system," in Engineering in Medicine and Biology Society, 2004. IEMBS '04. 26th Annual International Conference of the IEEE, 2004, pp.

2141-2144.

[9] N. Güler and U. Fidan, "Wireless Transmission of ECG signal," Journal of Medical Systems, vol. 30, pp. 231-235, 2006.

[10] S. Borromeo, C. Rodriguez-Sanchez, F. Machado, J. A. Hernandez-Tamames, and R. de la Prieta, "A Reconfigurable, Wearable, Wireless ECG System," in Engineering in Medicine and Biology Society, 2007. EMBS 2007. 29th Annual International Conference of the IEEE, 2007, pp. 1659-1662.

[11] D. Simunic, S. Tomac, and I. Vrdoljak, "Wireless ECG monitoring system," in Wireless Communication, Vehicular Technology, Information Theory and Aerospace

& Electronic Systems Technology, 2009. Wireless VITAE 2009. 1st International Conference on, 2009, pp. 73-76.

[12] B. A. Walker, A. H. Khandoker, and J. Black, "Low cost ECG monitor for developing countries," in Intelligent Sensors, Sensor Networks and Information Processing (ISSNIP), 2009 5th International Conference on, 2009, pp. 195-199.

[13] S. Dagtas, G. Pekhteryev, and Z. Sahinoglu, "Multi-stage real time health

monitoring via ZigBee in smart homes," 2007.

[14] K. Bonam, K. Youngjoon, L. InSung, and Y. Ilsun, "Design and Implementation of a Ubiquitous ECG Monitoring System Using SIP and the Zigbee Network," in Future Generation Communication and Networking (FGCN 2007), 2007, pp.

599-604.

[15] V. Auteri, L. Roffia, and T. Cinotti, "ZigBee-Based Wireless ECG Monitor," 2009, pp. 133-136.

[16] H. Lee, S. Lee, K. Ha, H. Jang, W. Chung, J. Kim, Y. Chang, and D. Yoo,

"Ubiquitous healthcare service using Zigbee and mobile phone for elderly patients,"

International Journal of Medical Informatics, vol. 78, pp. 193-198, 2009.

[17] H. Kew and D. Jeong, "Wearable patch-type ECG using ubiquitous wireless sensor network for healthcare monitoring application," 2009, pp. 624-630.

[18] E. Dishman, "Inventing wellness systems for aging in place," Computer, vol. 37, pp.

34-41, 2004.

[19] D. Bansal, M. Khan, and A. K. Salhan, "A computer based wireless system for online acquisition, monitoring and digital processing of ECG waveforms,"

Computers in Biology and Medicine, vol. 39, pp. 361-367, 2009.

[20] M. Karlsson, R. Forsgren, E. Eriksson, U. Edstrom, T. Backlund, J. S. Karlsson, and U. Wiklund, "Wireless System for Real-Time Recording of Heart Rate Variability for Home Nursing," in Engineering in Medicine and Biology Society, 2005. IEEE-EMBS 2005. 27th Annual International Conference of the, 2005, pp.

3717-3719.

[21] C. Meng-chou, L. Zong-xin, C. Che-wei, C. Hsiao-lung, and F. Wu-shiung, "Design of a system-on-chip for ECG signal processing," in Circuits and Systems, 2004.

Proceedings. The 2004 IEEE Asia-Pacific Conference on, 2004, pp. 441-444 vol.1.

[22] C. J. Deepu, X. Y. Xu, X. D. Zou, L. B. Yao, and Y. Lian, "An ECG-on-Chip for Wearable Cardiac Monitoring Devices," in Electronic Design, Test and Application, 2010. DELTA '10. Fifth IEEE International Symposium on, 2010, pp. 225-228.

[23] W. Massagram, O. Boric-Lubecke, L. Macchiarulo, and C. Mingqi, "Heart Rate Variability Monitoring and Assessment System on Chip," in Engineering in Medicine and Biology Society, 2005. IEEE-EMBS 2005. 27th Annual International Conference of the, 2005, pp. 7369-7372.

[24] W. Massagram, N. Hafner, C. Mingqi, L. Macchiarulo, V. M. Lubecke, and O.

Boric-Lubecke, "Digital Heart-Rate Variability Parameter Monitoring and Assessment ASIC," Biomedical Circuits and Systems, IEEE Transactions on, vol. 4,

pp. 19-26, 2010.

[25] University of Nottingham. (2010). Cardiology Teaching Package. Available:

http://www.nottingham.ac.uk/nursing/practice/resources/cardiology/index.php [26] J. Malmivuo and R. Plonsey, Bioelectromagnetism: principles and applications of

bioelectric and biomagnetic fields: Oxford University Press, USA, 1995.

[27] P. Schwartz and S. Wolf, "QT interval prolongation as predictor of sudden death in patients with myocardial infarction," Circulation, vol. 57, p. 1074, 1978.

[28] M. Nei, R. T. Ho, B. W. Abou-Khalil, F. W. Drislane, J. Liporace, A. Romeo, and M.

R. Sperling, "EEG and ECG in Sudden Unexplained Death in Epilepsy," Epilepsia, vol. 45, pp. 338-345, 2004.

[29] M. O. Mendez, A. M. Bianchi, M. Matteucci, S. Cerutti, and T. Penzel, "Sleep Apnea Screening by Autoregressive Models From a Single ECG Lead," IEEE Transactions on Biomedical Engineering, vol. 56, pp. 2838-2850, Dec 2009.

[30] C. W. Zywietz, V. von Einem, B. Widiger, and G. Joseph, "ECG analysis for sleep apnea detection," Methods of Information in Medicine, vol. 43, pp. 56-59, 2004.

[31] 張慈映, "心電圖計應用市場分析," 工研院產經中心,IEK, 2009.

[32] (2010). US Department of Health & Human Services : Agency for Health Care Policy and Research.

[33] Population Division, Department of Economic, and Social Affairs. United Nations World population prospects: the 2006 revision population database, UN, New York, 2007 [Online].

[34] Task Force of The European Society of Cardiology and The North American Society of Pacing and Electrophysiology, "Heart Rate Variability : Standards of Measurement, Physiological Interpretation, and Clinical Use," Circulation, vol. 93, pp. 1043-1065, 1996.

[35] M. N. Levy, "Sympathetic-Parasympathetic Interactions in the Heart," Circ Res, vol.

29, pp. 437-445, November 1, 1971 1971.

[36] U. Rajendra Acharya, K. Paul Joseph, N. Kannathal, C. Lim, and J. Suri, "Heart rate variability: a review," Medical and Biological Engineering and Computing, vol.

44, pp. 1031-1051, 2006.

[37] M. Tiainen, H. J. Parikka, M. A. Mäkijärvi, O. S. Takkunen, S. J. Sarna, and R. O.

Roine, "Arrhythmias and Heart Rate Variability During and After Therapeutic Hypothermia for Cardiac Arrest," Critical Care Medicine, vol. 37, pp. 403-409 10.1097/CCM.0b013e31819572c4, 2009.

[38] S. Kasaoka, T. Nakahara, Y. Kawamura, R. Tsuruta, and T. Maekawa, "Real-time monitoring of heart rate variability in critically ill patients," Journal of Critical Care, vol. 25, pp. 313-316, Jun 2010.

[39] P. Stoica and R. Moses, Spectral Analysis of Signals: Pearson Prentice Hall, 2005.

[40] G. D. Clifford and L. Tarassenko, "Quantifying errors in spectral estimates of HRV due to beat replacement and resampling," Biomedical Engineering, IEEE Transactions on, vol. 52, pp. 630-638, 2005.

[41] D. Singh, K. Vinod, and S. C. Saxena, "Sampling frequency of the RR interval time series for spectral analysis of heart rate variability," Journal of Medical

[41] D. Singh, K. Vinod, and S. C. Saxena, "Sampling frequency of the RR interval time series for spectral analysis of heart rate variability," Journal of Medical

相關文件