• 沒有找到結果。

A Fully-Integrated 60-GHz CMOS Direct-Conversion Doppler Radar RF Sensor with Clutter Canceller for Single-Antenna Noncontact Human Vital-Signs Detection

N/A
N/A
Protected

Academic year: 2021

Share "A Fully-Integrated 60-GHz CMOS Direct-Conversion Doppler Radar RF Sensor with Clutter Canceller for Single-Antenna Noncontact Human Vital-Signs Detection"

Copied!
1
0
0

加載中.... (立即查看全文)

全文

(1)

論文摘要

Abstract—This work presents a 60-GHz fully integrated 90-nm CMOS

direct-conversion vital-signs Doppler radar RF sensor with a quasi-circulator and clutter canceller for single-antenna noncontact vital-signs detection. To achieve a high-sensitivity vital-signs radar sensor, a clutter canceller circuit (consists of a VGA and full 360°adjustable continuous phase-shifter) is very important to cancel the Tx leakage and background reflected clutter. The radar chip consists of 60-GHz VCO, divided-by-2 divider, PA, quasi-circulator (QC), clutter canceller (VGA and 360o phase-shifter), LNA, I/Q sub-harmonic mixer (SHM), and couplers. The measurement shows that the transmitting power is 3 dBm. The conversion gain and input P1dB of the sub-harmonic receiver are 10.5 dB and -23 dBm, respectively. In the human subject vital-signs detection measurement at 75 cm with a 60-GHz patch-array antenna of equivalent gain 10 dBi, the detected heartbeat (1-1.3Hz) and respiratory signals (0.35-0.45 Hz) can be clearly observed. The radar chip size is 2 mm × 2 mm with a consuming power of 217 mW. The developed integrated CMOS vital-signs Doppler RF sensor can be integrated in a handheld device (like smartphone) for wireless health-care application.

Keywords— 60-GHz, circulator, clutter canceller, Doppler radar, millimeter-wave,

參考文獻

相關文件

change it with different boards o #define CHANNEL 26 // check correspond frequency in SpectrumAnalyzer o #define TX_DO_CARRIER_SENSE 1. o #define

With the proposed model equations, accurate results can be obtained on a mapped grid using a standard method, such as the high-resolution wave- propagation algorithm for a

The PROM is a combinational programmable logic device (PLD) – an integrated circuit with programmable gates divided into an AND array and an OR array to provide an

request even if the header is absent), O (optional), T (the header should be included in the request if a stream-based transport is used), C (the presence of the header depends on

„ Indicate the type and format of information included in the message body. „ Content-Length: the length of the message

In the work of Qian and Sejnowski a window of 13 secondary structure predictions is used as input to a fully connected structure-structure network with 40 hidden units.. Thus,

grep - print lines matching a pattern. $ grep [OPTIONS]

Abstract—We propose a multi-segment approximation method to design a CMOS current-mode hyperbolic tangent sigmoid function with high accuracy and wide input dynamic range.. The