結論

本論文提出一個適用於多組輸入頻率的時脈回復電路之設計，在我們 所設計的架構中，我們避免使用額外的鎖相迴路電路來產生參考頻率用以 偵測頻率誤差，同時也不使用類比數位轉換器或數位類比轉換器來作頻帶 偵測的動作，我們是利用一易實現的數位電路當作頻率鎖定偵測器來完成 頻率鎖定判斷的動作，即使輸入頻率相差三倍，所設計的頻率鎖定偵測器 也能正確的偵測頻率誤差。

此外，我們也修改了Toifl 和Moreira所提出的寬頻率偵測器電路[12]，

使得它在壓控振盪器不起振時亦能驅動電荷幫浦將電壓導入壓控振盪器的 振盪範圍。

由PostSim模擬結果顯示，所設計的時脈回復器電路能正常的工作，在 資料與時脈頻率接近時，頻率鎖定偵測器能正確的切換迴路，同時在所設 計的迴路頻寬，電路亦顯示了即使輸入帶有1/4 UI抖動的訊號，系統還是能 夠還原出低抖動量的時脈。整個系統的鎖定時間小於5ms，而峰對峰值週期 抖動為1ns，均方根值週期抖動為191.17ps。

Reference

[1] Tomi Engdahl, “AES and S/P DIF Digital Interfaces”

[2] Y. M. Greshishchev and P. Schvan, “SiGe clock-and-data recovery IC with linear-type PLL for 10-Gb/s SONET application, “IEEE J. of Solid-State Circuits, vol. 35, no. 9, pp. 1353-1359, Sep. 2000.

[3] Y. M. Greshishchev, P. Schvan, J. L. Showell, M.-L. Xu, J. J. Ojha, and J. E.

Rogers, “A fully integrated SiGe receiver IC for 10-Gb/s data rate,” IEEE J.

of Solid-State Circuits, vol. 35, no. 12,pp. 1949-1957, Dec. 2000.

[4] Behzad Razavi, “Design of Integrated Circuits for Optical Communica-tions,” .

[5] A. Pottbacker, U. Langmann, and H. U. Schreiber, “A Si Bipolar phase and frequency detector for clock extraction up to 8 Gb/s,” IEEE J. of Solid-State Circuits, vol. 27, Dec. 1992, pp. 1747-51.

[6] J. C. Scheytt, G. Hanke, and U. Langmann, “A 0.155, 0.622, and 2.488 Gb/s automatic bit rate selecting clock and data recovery IC for bit rate transparent SDH systems,” ISSCC Dig. of Tech. Papers, pp. 348-349, Feb. 1999.

[7] D. Richman, “Color-carrier reference phase synchronization accuracy in NTSC color television,” Proc. IRE, vol. 42, pp. 106-133, Jan. 1954.

[8] J. A. Belliso, “A new phase-locked timing recovery method for digital re-generators,” IEEE Int. Conf. Rec, vol. 1, pp. 10-17, June 1976.

[9] C. G. Yoon, J. S. Lee, and C. W. Lee, “Digital Logic Implementation of Wide-Range Frequency Linear Detector,” IEICE Trans. Commun., vol. E82 B, no. 1, Jan 1999.

[10] D. G. Messerschmitt, “Frequency detector for PLL acquisition in timing and carrier recovery,” IEEE Trans. Commun., vol. 27, no. 9, pp. 1288-1295, Sept.

1979.

[11] F. M. Cardner, “Properties of frequency difference detectors,” IEEE Trans.

Commun., vol. 33, no. 2, pp. 131-138, Feb. 1985.

[12] T.H. Toifl and P. Moreira, “Simple frequency detector circuit for biphase and NRZ clock recovery,” Electronics Letters., vol. 34, no. 20, Oct. 1998.

68

[13] P. W. Hooijmans, M. T. Tomesen, and Abram Van de Grijp, “Penalty free biphase linecoding for pattern independent FSK coherent transmission sys-tems,” IEEE J. Lightwave Tech., vol .8, no. 3, Mar. 1990.

[14] C. R. Hogge, “A Self-correcting clock recovery circuit,” IEEE J. Lightwave Tech., vol. 3, pp. 1312-1314, Dec. 1985.

[15] J. D. H. Alexander, “Clock recovery from random binary data,” Electronics Letters, vol. 11, pp. 541-542, Oct. 1975.

[16] J. Savoj and B. Razavi, “A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector,” IEEE J. of Solid-State Circuits, vol. 36, pp. 761-768, May 2001.

[17] T. Morikawa, M. Soda, S. Shioiri, T. Hashimoto, F. Sato, K. Emura, “A SiGe single-chip 3.3V receiver IC for 10 Gb/s optical communication systems,”

ISSCC Tech. Dig. 1999, pp. 380-381.

[18] A. Buchwald, and K. Martin, “Integrated fiber-optic receivers,” Boston, MA:

Kluwer Academic Publishers, 1995.

[19] B. Razavi, “Challenges in the design of high-speed clock-and-data recovery circuits,” IEEE Commun. Mag., vol. 40, no.8, pp. 94-101, Aug. 2002.

[20] J. E. Rogers and J. R. Long, “A 10-Gb/s CDR/DEMUX with LC delay line VCO in 0.18-um CMOS,” IEEE J. of Solid-State Circuits, Vol. 37, pp.

1781-1789, Dec. 2002.

[21] R. Farjad-Rad, et all, “A 33-mW 8-Gb/s CMOS clock multiplier and CDR for highly integrated I/Os,” IEEE J. of Solid-State Circuits, Vol. 39, pp.

1553-1561, Sept. 2004.

[22] L. Henrickson, et all, “Low-power fully integrated 10-Gb/s SONET/SDH transceiver in 0.13-um CMOS,” IEEE J. of Solid-State Circuits, Vol. 38, No.

10, pp. 1595-1601, Oct. 2003.

[23] J. Lee, K. S. Kundert, and B. Razavi, “Analysis and modeling of bang-bang clock-and-data recovery circuits,” IEEE J. of Solid-State Circuits, Vol. 39, no.

9, pp. 1571-1580, Sep. 2004.

[24] 朱元凱，應用於802.11a WLAN之5GHz U-NII頻帶降頻器CMOS RFIC，

國立成功大學電機工程研究所碩士論文，民國九十一年。

[25] Cordell et al., R. R., “A 50MHz phase and frequency locked loop,” IEEE J. of Solid-State Circuits SC-14, 6, 1003-1009, Dec. 1979.

[26] Enam, S. K. and A. A. Abidi, “Decision and clock recovery circuits for gi-gahertz optical fiber receivers in Silicon NMOS,” Journal of Lightwave Technology LT-5, 3, 367-372, Mar. 1987.

[27] DeVito et al., L., “A 52MHz and 155MHz clock-recovery PLL,” ISSCC Digest of Technical Papers, 142, 143, 306, Feb. 1991.

[28] Lam, V. M. T., “Microwave oscillator phase noise reduction using negative resistance compensation,” Electronics Letters 29, 4, 379-340, Feb. 1993.

[29] Walker, R. C., “Fully integrated high speed voltage controlled ring oscilla-tor,” U.S. Patent 4,884,041, Granted Nov. 1989.

[30] Weigandt, T. C., B. Kim and P. R. Gray, “Analysis of timing jitter in CMOS ring oscillators,” ISCAS proceedings, May 30-June 2, 1994.

[31] Thomas H. Lee, and John F. Bulazcchelli, “A 155-MHz clock recovery delay- and phase-locked loop,” IEEE J. of Solid-State Circuits, vol. 27, no. 12, Dec.

1992.

[32] D. Banerjee, “PLL Performance, Simulation, and Design,” 2^nd Edition, 2001.

[33] W. Rhee, “Design of high-performance CMOS charge pumps in phase-locked loops,” Proceedings of the 1999 IEEE International Sympo-sium on Circuits and Systems, pp. 545-548, Jun. 1999.

[34] W.-H. Lee, J.-D. Cho, S.-D. Lee, “A High speed and low power phase-frequency detector and charge-pump,” Proc. ASP-DAC ’99 Asia and South Pacific Design Automation Conf., 1999, Vol. 1, pp. 269-272.

[35] P. Larsson, “A 2-1600MHz CMOS clock recovery PLL with low-Vdd ca-pability,” IEEE J. of Solid-State Circuits, vol. 34, no.12, pp.1951-1999, Dec.

1999.

[36] J. Maneatis and M. Horowitz, “Precise delay generation using coupled os-cillators,” IEEE J. of Solid-State Circuits, vol. 28, no. 12, pp.1273-1282, Dec.

1993.

[37] J. Maneatis, “Low-jitter process-independent DLL and PLL based on self-biased techniques,” IEEE J. of Solid-State Circuits, vol 31, no. 11, Nov.

1996.

[38] I. Young et al., “A PLL clock generator with 5 to 110 MHz of lock range for microprocessors,” IEEE J. of Solid-State Circuit, vol. 27, no. 11, pp.

1599-1607, Nov. 1992.

[39] M. Meghelli, A. V. Rylyakov, S. J. Zier, M. Sorna, and D. Friedman, “A 0.18-um SiGe BiCMOS receiver and transmitter chipset for SONET OC-768 transmission systems,” IEEE J. of Solid-State Circuits, Vol. 38, No. 12, Dec.

2003.

[40] H. R. Lee, M. S. Hwang, B. J. Lee, Y. D. Kim, D. Oh, J. Kim, S. H. Lee, and D. K. Jeong, and W. Kim, “A 1.2-V-Only 900-mW 10 Gb ethernet

trans-70

ceiver and XAUI interface with robust VCO tuning technique,” IEEE J. of Solid-State Circuits, Vol. 40, No. 11, Nov. 2005.

[41] F. Centurelli, G. Scotti, and A. Trifiletti, “A high-speed low-voltage phase detector for clock recovery from NRZ data,” IEEE Transactions on Circuits and Systems—I: Regular Papers, Vol. 54, No. 8, Aug. 2007.