Appendix C Derivation of V Isat

The LDMOS current is expressed with two fitting parameters,mdand n.

( , ) 0 ( )

The MOS model current in the linear region is expressed as:

( , ) 0 ( )

Since the LDMOS current is equal to the intrinsic MOS current, equating the currents we get an expression for V_I:

As the current in the saturation region, V_Iis substituted by V_Isat,

2

References

Chapter 1

[1.1] Satyen Mukherjee, "Power integrated circuits-progress, prospects and challenges," IEEE Trans. Electron Devices, vol. 36, pp. 2599-2600, 1989.

[1.2] B. Jayant Baliga, "Trends in power semiconductor devices," IEEE Trans.

Electron Devices, vol. 43, pp. 1717-1731, 1996.

[1.3] B. Jayant Baliga, Power Semiconductor Devices. New York: PWS Pub. Co., 1995.

[1.4] B. Jayant Baliga, "The future of power semiconductor device technology,"

Proceedings of the IEEE, vol. 89, pp. 822-832, 2001.

[1.5] Bruno Murari, "Smart power technology and the evolution from protective umbrella to complete system," in IEEE Int. Electron Devices Meeting Technical Digest., pp. 9-15, 1995.

[1.6] Philip L Hower and Sameer Pendharkar, "Short and long-term safe operating area considerations in LDMOS transistors," in IEEE Int. Reliability Physics Symposium, pp. 545-550, 2005.

[1.7] John G. Kassakian and David J. Perreault, "The future of electronics in automobiles," in IEEE Int. Symposium Power Semiconductor Devices and ICs, pp. 15-19, 2001.

[1.8] Jongdae Kim, Tae Moon Roh, Sang-Gi Kim, Q. Sang Song, Dae Woo Lee, Jin-Gun Koo, Kyoung-Ik Cho, and Dong Sung Ma, "High-voltage power integrated circuit technology using SOI for driving plasma display panels,"

IEEE Trans. Electron Devices, vol. 48, pp. 1256-1263, 2001.

[1.9] R. Versari, A. Pieracci, S. Manzini, C. Contiero, and B. Ricco, "Hot-carrier reliability in submicrometer LDMOS transistors," in IEEE Int. Electron

Devices Meeting Technical Digest., pp. 371-374, 1997.

[1.10] C. Anghel, R. Gillon, and A. M. Ionescu, "Self-heating characterization and extraction method for thermal resistance and capacitance in HV MOSFETs,"

IEEE Electron Device Letters, vol. 25, pp. 141-143, 2004.

[1.11] Y. S. Chung and B. Baird, "Electrical-thermal coupling mechanism on operating limit of LDMOS transistor," in IEEE Int. Electron Devices Meeting Technical Digest., pp. 83-86, 2000.

[1.12] A. Aarts, N. D'Halleweyn, and R. van Langevelde, "A surface-potential-based high-voltage compact LDMOS transistor model," IEEE Trans. Electron Devices, vol. 52, pp. 999-1007, 2005.

[1.13] J. M. Roux, X. Federspiel, D. Roy, and P. Abramowitz, "HCI Lifetime Correction Based on Self-Heating Characterization for SOI Technology,"

IEEE Trans. on Device and Materials Reliability, vol. 7, pp. 217-224, 2007.

[1.14] Ying-Keung Leung, Stephen C. Kuehne, Vincent S. K. Huang, Cuong T.

Nguyen, Amit K. Paul, James D. Plummer, and S. Simon Wong, "Spatial temperature profiles due to nonuniform self-heating in LDMOS's in thin SOI,"

IEEE Electron Device Letters, vol. 18, pp. 13-15, 1997.

[1.15] Chih-Chang Cheng, J.F. Lin, Tahui Wang, "Impact of Self-Heating Effect on Hot Carrier Degradation in High-Voltage LDMOS," in IEEE Int. Electron Devices Meeting Technical Digest., pp. 881-884, 2007.

Devices, vol. 38, pp. 1568-1575, 1991.

[2.2] B. Murari, "Smart power technology and the evolution from protective umbrella to complete system," in IEEE Int. Electron Devices Meeting Technical Digest., pp. 9-15, 1995.

[2.3] J. A. Appels and H. M. J. Vaes, "High voltage thin layer devices (RESURF devices)," in IEEE Int. Electron Devices Meeting Technical Digest., pp.

238-241, 1979.

[2.4] M. N. Darwish and M. A. Shibib, "Lateral MOS-gated power devices-a unified view," IEEE Trans. Electron Devices, vol. 38, pp. 1600-1604, 1991.

[2.5] Young S. Chung, "Junction temperature induced thermal snapback breakdown of MOSFET device," IEEE Electron Device Letters, vol. 23, pp. 615-617, 2002.

[2.6] J. Evans and G. Amaratunga, "The behavior of very high current density power MOSFETs," IEEE Trans. Electron Devices, vol. 44, pp. 1148-1153, 1997.

[2.7] P. Moens, M. Tack, R. Degraeve, and G. Groeseneken, "A novel hot-hole injection degradation model for lateral nDMOS transistors," in IEEE Int.

Electron Devices Meeting Technical Digest., pp. 1-4, 2001.

[2.8] C. Anghel, "High Voltage Devices for Standard MOS Technologies – Characterization and Modeling," Lausanne: Swiss Federal Institute of Technology, 2004.

[2.9] J. M. Roux, X. Federspiel, D. Roy, and P. Abramowitz, "HCI Lifetime Correction Based on Self-Heating Characterization for SOI Technology,"

IEEE Trans. on Device and Materials Reliability, vol. 7, pp. 217-224, 2007.

[2.10] Chih-Chang Cheng, J.F. Lin, Tahui Wang, "Impact of Self-Heating Effect on Hot Carrier Degradation in High-Voltage LDMOS," in IEEE Int. Electron Devices Meeting Technical Digest., pp. 881-884, 2007.

[2.11] E. Arnold, H. Pein, and S. P. Herko, "Comparison of self-heating effects in bulk-silicon and SOI high-voltage devices," in IEEE Int. Electron Devices Meeting Technical Digest., pp. 813-816, 1994.

[2.12] R. J. T. Bunyan, M. J. Uren, J. C. Alderman, and W. Eccleston, "Use of noise thermometry to study the effects of self-heating in submicrometer SOI MOSFETs," IEEE Electron Device Letters, vol. 13, pp. 279-281, 1992.

[2.13] K. A. Jenkins and J. Y. C. Sun, "Measurement of I-V curves of silicon-on-insulator (SOI) MOSFET's without self-heating," IEEE Electron Device Letters, vol. 16, pp. 145-147, 1995.

[2.14] O. Le Neel and M. Haond, "Electrical transient study of negative resistance in SOI MOS transistors," Electronics Letters, vol. 26, pp. 73-74, 1990.

[2.15] R. H. Tu, C. Wann, J. C. King, P. K. Ko, and H. Chenming, "An AC conductance technique for measuring self-heating in SOI MOSFET's," IEEE Electron Device Letters, vol. 16, pp. 67-69, 1995.

[2.16] R. Van Langevelde, S. Blieck, and L. K. J. Vandamme, "Noise in DMOS transistors in a BICMOS-technology," IEEE Trans. Electron Devices, vol. 43, pp. 1243-1250, 1996.

Chapter 3

[3.1] E. M. S. Narayanan, G. A. J. Amaratunga, W. I. Milne, J. I. Humphrey, and Q.

Devices and ICs, pp. 11-16, 1998.

[3.4] P. L. Hower and S. Pendharkar, "Short and long-term safe operating area considerations in LDMOS transistors," in IEEE Int. Reliability Physics Symposium, pp. 545-550, 2005.

[3.5] J. G. Kassakian and D. J. Perreault, "The future of electronics in automobiles,"

in IEEE Int. Symposium Power Semiconductor Devices and ICs, pp. 15-19, 2001.

[3.6] K. Jongdae, R. Tae Moon, K. Sang-Gi, Q. S. Song, L. Dae Woo, K. Jin-Gun, I.

K. C. Kyong, and M. Dong Sung, "High-voltage power integrated circuit technology using SOI for driving plasma display panels," IEEE Trans.

Electron Devices, vol. 48, pp. 1256-1263, 2001.

[3.7] P. Moens, G. Van den bosch, and G. Groeseneken, "Hot-carrier degradation phenomena in lateral and vertical DMOS transistors," IEEE Trans. Electron Devices, vol. 51, pp. 623-628, 2004.

[3.8] P. Moens, M. Tack, R. Degraeve, and G. Groeseneken, "A novel hot-hole injection degradation model for lateral nDMOS transistors," in IEEE Int.

Electron Devices Meeting Technical Digest., pp.1-4, 2001.

[3.9] N. Hefyene, C. Anghel, R. Gillon, and A. M. Ionescu, "Hot carrier degradation of lateral DMOS transistor capacitance and reliability issues," in IEEE Int.

Reliability Physics Symposium, pp. 551-554, 2005.

[3.10] Jone F. Chen, Kuo-Ming Wu, Kaung-Wan Lin, Yan-Kuin Su, and S . L. Hsu,

"Hot-carrier reliability in submicrometer 40V LDMOS transistors with thick gate oxide," in IEEE Int. Reliability Physics Symposium, pp. 560-564, 2005.

[3.11] C.C. Cheng, K.C. Tu, Tahui Wang, T.H. Hsieh, J.T. Tzeng, Y.C. Jong, R.S.

Liou, Sam C. Pan, and S.L. Hsu, "Investigation of Hot Carrier Degradation Modes in LDMOS by using a Novel Three-Region Charge Pumping

Technique," in IEEE Int. Reliability Physics Symposium, pp. 334-337, 2006.

[3.12] A. L. McWhorter, "1/f noise and germanium surface properties,"

Semiconductor Surface Physics. Philadelphia : Univ. of Pennsylvania Press, pp.207, 1957

[3.13] F. N. Hooge, “1/f Noise Source,”IEEE Trans. Electron Devices, vol.41, pp.19261935, 1994

[3.14] B. Doyle, M. Bourcerie, J. C. Marchetaux, and A. Boudou, "Interface state creation and charge trapping in the medium-to-high gate voltage range (Vd/2 ≥ V_g ≥Vd) during hot-carrier stressing of n-MOS transistors," IEEE Trans.

Electron Devices, vol. 37, pp. 744-754, 1990.

[3.15] J.-S. Goo, H. Shin, H. Hwang, D.-G. Kang, and D.-H. Ju, "Physical Analysis for Saturation Behavior of Hot-Carrier Degradation in Lightly Doped Drain N-Channel Metal-Oxide-Semiconductor Field Effect Transistors," Jpn. J. Appl.

Phys., vol. 33, pp. 606-611, 1994.

[3.16] R. a. Dreesen, K. a. Croes, J. a. Manca, W. a. De Ceuninck, L. a. De Schepper, A. b. Pergoot, and G. Groeseneken, "A new degradation model and lifetime extrapolation technique for lightly doped drain nMOSFETs under hot-carrier degradation " Microelectronics Reliability, vol. 41, pp. 437-443, 2001.

Chapter 4

[4.3] D. Brisbin, A. Strachan, and P. Chaparala, "Hot carrier reliability of N-LDMOS transistor arrays for power BiCMOS applications," in IEEE Int.

Reliability Physics Symposium, pp. 105-110, 2002.

[4.4] C.C. Cheng, K.C. Tu, Tahui Wang, T.H. Hsieh, J.T. Tzeng, Y.C. Jong, R.S.

Liou, Sam C. Pan, and S.L. Hsu, "Physics and Characterization of Various Hot-Carrier Degradation Modes in LDMOS by Using a Three-Region Charge-Pumping Technique," IEEE Trans. on Device and Materials Reliability, vol. 6, pp. 358-363, 2006.

[4.5] P. Moens, G. Van den bosch, and M. Tack, "Hole Trapping and de-Trapping Effects in LDMOS Devices under Dynamic Stress," in IEEE Int. Electron Devices Meeting Technical Digest., pp. 1-4, 2006.

[4.6] C.C. Cheng, K.C. Tu, Tahui Wang, T.H. Hsieh, J.T. Tzeng, Y.C. Jong, R.S.

Liou, Sam C. Pan, and S.L. Hsu, "Investigation of Hot Carrier Degradation Modes in LDMOS by using a Novel Three-Region Charge Pumping Technique," in IEEE Int. Reliability Physics Symposium, pp. 334-337, 2006.

[4.7] E. Arnold, H. Pein, and S. P. Herko, "Comparison of self-heating effects in bulk-silicon and SOI high-voltage devices," in IEEE Int. Electron Devices Meeting Technical Digest., pp. 813-816, 1994.

[4.8] G. M. Dolny, G. E. Nostrand, and K. E. Hill, "The effect of temperature on lateral DMOS transistors in a power IC technology," IEEE Trans. Electron Devices, vol. 39, pp. 990-995, 1992.

[4.9] R. Versari, A. Pieracci, S. Manzini, C. Contiero, and B. Ricco, "Hot-carrier reliability in submicrometer LDMOS transistors," in IEEE Int. Electron Devices Meeting Technical Digest., pp. 371-374, 1997.

[4.10] O. Le Neel and M. Haond, "Electrical transient study of negative resistance in SOI MOS transistors," Electronics Letters, vol. 26, pp. 73-74, 1990.

Chapter 5

[5.1] C. Anghel, "High Voltage Devices for Standard MOS Technologies – Characterization and Modeling," Lausanne: Swiss Federal Institute of Technology, 2004.

[5.2] M. Y. Hong and D. A. Antoniadis, "Theoretical analysis and modeling of submicron channel length DMOS transistors," IEEE Trans. Electron Devices, vol. 42, pp. 1614-1622, 1995.

[5.3] Y. S. Kim, J. G. Fossum, and R. K. Williams, "New physical insights and models for high-voltage LDMOST IC CAD," IEEE Trans. Electron Devices, vol. 38, pp. 1641-1649, 1991.

[5.4] C. Yeonbae and D. E. Burk, "A physically based DMOS transistor model implemented in SPICE for advanced power IC TCAD," in IEEE Int.

Symposium Power Semiconductor Devices and ICs, pp. 340-345, 1995.

[5.5] C. M. Liu, F. C. Shone, and J. B. Kuo, "A closed-form physical back-gate-bias dependent quasi-saturation model for SOI lateral DMOS devices with self-heating for circuit simulation," in IEEE Int. Symposium Power Semiconductor Devices and ICs, pp. 321-324, 1995.

[5.6] A. Aarts, N. D'Halleweyn, and R. van Langevelde, "A surface-potential-based high-voltage compact LDMOS transistor model," IEEE Trans. Electron

Semiconductor Processes and Devices, pp. 15-18, 1999.

[5.9] N. Hefyene, E. Vestiel, B. Bakeroot, C. Anghel, S. Frere, A. M. Ionescu, and R.

Gillon, "Bias-dependent drift resistance modeling for accurate DC and AC simulation of asymmetric HV-MOSFET," in IEEE Int. Conf. on Simulation of Semiconductor Processes and Devices, pp. 203-206, 2002.

[5.10] E. C. Griffith, J. A. Power, S. C. Kelly, P. Elebert, S. Whiston, D. Bain, and M.

O'Neill, "Characterization and modeling of LDMOS transistors on a 0.6m CMOS technology," in IEEE Int. Conf. on Microelectronic Test Structures, pp.

175-180, 2000.

[5.11] W. Liu, MOSFET Models for SPICE Simulation Including BSIM3v3 and BSIM4. New York: John Wiley & Sons, 2001.

[5.12] C. Anghel, R. Gillon, and A. M. Ionescu, "Self-heating characterization and extraction method for thermal resistance and capacitance in HV MOSFETs,"

IEEE Electron Device Letters, vol. 25, pp. 141-143, 2004.