[2.1] R. Jorgenson, L. Sorensen, D. Leet, M. Hagedorn, D. Lamb, T. Friddell, and W. Snapp,
“Ultralow-power operation in subthreshold regimes applying clockless logic,” Proc. IEEE, vol. 98, no. 2, pp. 299–314, Feb. 2010.
[2.2] G. Chen, S. hanson, D. Blaauw, and D. Sylvester, “Circuit design advances for wireless sensing applications,” Proc. IEEE, vol. 98, no. 11, pp. 1808–1827, Nov. 2010.
[2.3] S. Hanson, B. Zhai, M. Seok, B. Cline, K. Zhou, M. Singhal, M. Minuth, J. Olson, L. Nazhandali, T. Austin, D. Sylvester, and D. Blaauw, “Exploring variability and per-formance in a sub-200-mV processor,” IEEE J. Solid-State Circuits, vol. 43, no. 4, pp.
881–891, Apr. 2008.
[2.4] M. A. Hanson, H. C. Powell, A. T. Barth, K. Ringgenberg, B. H. Calhoun, J. H. Aylor, and J. Lach, “Body area sensor networks: Challenges and opportunities,” Proc. IEEE, vol. 42, no. 1, pp. 58–65, Jan. 2009.
[2.5] M. Horowitz, D. Stark, and E. Alon, “Digital circuit design trends,” IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 757–761, Apr. 2008.
[2.6] A. Wang and A. P. Chandrakasan, “A 180-mV subthreshold FFT processor using a mini-mum energy design methodology,” IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 310–319, Jan. 2005.
[2.7] B. H. Calhoun, A. Wang, and A. P. Chandrakasan, “Modeling and sizing for minimum energy operation in subthreshold circuits,” IEEE J. Solid-State Circuits, vol. 40, no. 9, pp. 1778–1786, Sep. 2005.
[2.8] J. T. Kao and A. P. Chandrakasan, “Dual-threshold voltage techniques for low-power digital circuits,” IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 1009–1018, Jul. 2000.
[2.9] N. Verma, J. Kwong, and A. P. Chandrakasan, “Nanometer MOSFET variation in min-imum energy subthreshold circuits,” IEEE Trans. Electron Devices, vol. 55, no. 1, pp.
163–174, Jan. 2008.
[2.10] S. Hanson, B. Zhai, K. Bernstein, D. Blaauw, A. Bryant, L. Chang, K. K. Das, W. Haen-sch, E. J. Nowak, and D. M. Sylvester, “Ultralow-voltage, minimum-energy CMOS,” IBM Journal of Research and Development, vol. 50, no. 4/5, pp. 469–490, Jul. 2006.
[2.11] S. Ghosh and K. Roy, “Parameter variation tolerance and error resiliency: New design paradigm for the nanoscale era,” Proc. IEEE, vol. 98, no. 10, pp. 1718–1751, Oct. 2010.
[2.12] H. Yamauchi, “A discussion on SRAM circuit design trend in deeper nanometer-scale technologies,” IEEE Trans. VLSI Syst., vol. 18, no. 5, pp. 763–774, May 2010.
[2.13] T. Burd, T. Pering, A. Stratakos, and R. Brodersen, “A dynamic voltage scaled mi-croprocessor system,” IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1571–1580, Nov.
2000.
[2.14] A. P. Chandrakasan, D. C. Daly, D. F. Finchelstein, J. Kwong, Y. K. Ramadass, M. E.
Sinangil, V. Sze, and N. Verma, “Technologies for ultradynamic voltage scaling,” Proc.
IEEE, vol. 98, no. 2, pp. 191–214, Feb. 2010.
[2.15] B. H. Calhoun and A. P. Chandrakasan, “Ultra-dynamic voltage scaling (UDVS) using sub-threshold operation and local voltage dithering,” IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 238–245, Jan. 2006.
[2.16] Body Area Networks (BAN). IEEE 802.15 WPAN Task Group 6. [Online]. Available:
http://www.ieee802.org/15/pub/TG6.html/
[2.17] L. L. Lewyn, T. Ytterdal, C. Wulff, and K. Martin, “Analog circuit design in nanoscale CMOS technologies,” Proc. IEEE, vol. 97, no. 10, pp. 1687–1714, Oct. 2009.
[2.18] S. A. Vitale, P. W. Wyatt, N. Checka, J. Kedzierski, and C. L. Keast, “FDSOI process technology for subthreshold-operation ultralow-power electronics,” Proc. IEEE, vol. 98, no. 2, pp. 333–342, Feb. 2010.
[2.19] Y. Kikuchi, M. Takahashi, T. Maeda, M. Fukuda, Y. Koshio, H. Hara, H. Arakida, H. Yamamoto, Y. Hagiwara, T. Fujita, M. Watanabe, H. Ezawa, T. Shimazawa, Y. Ohara, T. Miyamori, M. Hamada, M. Takahashi, and Y. Oowaki, “A 40 nm 222 mW H.264 full-HD decoding, 25 power domains, 14-core application processor with x512b stacked DRAM,”
IEEE J. Solid-State Circuits, vol. 46, no. 1, pp. 32–41, Jan. 2011.
[2.20] V. F. Pavlidis and E. G. Friedman, “Interconnect-based design methodologies for three-dimensional integrated circuits,” Proc. IEEE, vol. 98, no. 1, pp. 123–140, Jan. 2009.
[2.21] A. W. Topol, D. C. L. Tulipe, L. Shi, D. J. Frank, K. Bernstein, S. E. Steen, A. Ku-mar, G. U. Singco, A. M. Young, K. W. Guarini, and M. Ieong, “Three-dimensional integrated circuits,” IBM Journal of Research and Development, vol. 50, no. 4/5, pp.
491–506, Jul./Sep. 2006.
[2.22] G. Gammie, A. Wang, H. Mair, R. Lagerquist, M. Chau, P. Royannez, S. Gururajarao, and U. Ko, “SmartReflex power and performance management technologies for 90 nm, 65 nm, and 45 nm mobile application processors,” Proc. IEEE, vol. 98, no. 2, pp. 144–159, Feb. 2010.
[2.23] A. P. Chandrakasan, D. C. Daly, J. Kwong, and Y. K. Ramadass, “Next generation micro-power systems,” in IEEE Symp. on VLSI Circuits, Jun. 2008, pp. 2–5.
[2.24] D. Harris, R. F. Sproull, and I. E. Sutherland, Logical effort: designing fast CMOS circuits. San Francisco, CA: Morgan Kaufmann, 1999.
[2.25] J. Keane, H. Eom, T.-H. Kim, S. Sapatnekar, and C. Kim, “Stack sizing for optimal current drivability in subthreshold circuits,” IEEE Trans. VLSI Syst., vol. 16, no. 5, pp.
598–602, May 2008.
[2.26] M.-H. Chang, C.-Y. Hsieh, M.-W. Chen, and W. Hwang, “Logical effort models with voltage and temperature extension in super-/near-/sub-threshold regions,” in Int’l Symp.
on VLSI Design, Automation, and Test, Apr. 2011, pp. 213–216.
[2.27] B. H. Calhoun, J. F. Ryan, S. Khanna, M. Putic, and J. Lach, “Flexible circuits and architectures for ultralow power,” Proc. IEEE, vol. 98, no. 2, pp. 267–282, Feb. 2010.
[2.28] F. Fallah and M. Pedram, “Standby and active leakage current control and minimization
in CMOS VLSI circuits,” IEICE Trans. on Electronics, vol. E88-C, no. 4, pp. 509–519, 2005.
[2.29] Y. Chen, H. Li, K. Roy, and C.-K. Koh, “Gated decap: Gate leakage control of on-chip decoupling capacitors in scaled technologies,” IEEE Trans. VLSI Syst., vol. 17, no. 12, pp. 1749–1752, Dec. 2009.
[2.30] K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, “Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits,” Proc. IEEE, vol. 91, no. 2, pp. 305–327, Feb. 2003.
[2.31] S. Hanson, M. Seok, Y.-S. Lin, Z. Y. Foo, D. Kim, Y. Lee, N. Liu, D. Sylvester, and D. Blaauw, “A low-voltage processor for sensing applications with picowatt standby mode,” IEEE J. Solid-State Circuits, vol. 44, no. 4, pp. 1145–1155, Apr. 2009.
[2.32] J. Gu, H. Eom, J. Keane, and C. H. Kim, “Sleep transistor sizing and adaptive control for supply noise minimization considering resonance,” IEEE Trans. VLSI Syst., vol. 17, no. 9, pp. 1203–1211, Sep. 2009.
[2.33] D.-S. Chiou, S.-H. Chen, and S.-C. Chang, “Sleep transistor sizing for leakage power minimization considering charge balancing,” IEEE Trans. VLSI Syst., vol. 17, no. 9, pp.
1330–1334, Sep. 2009.
[2.34] A. Abdollahi, F. Fallah, and M. Pedram, “A robust power gating structure and power mode transition strategy for MTCMOS design,” IEEE Trans. VLSI Syst., vol. 15, no. 1, pp. 80–89, Jan. 2007.
[2.35] S. Kim, S. V. Kosonocky, D. R. Knebel, K. Stawiasz, and M. C. Papaefthymiou, “A multi-mode power gating structure for low-voltage deep-submicron CMOS ICs,” IEEE Trans. Circuits Syst. II, vol. 54, no. 7, pp. 586–590, Jul. 2007.
[2.36] Y. Shin, S. Heo, H.-O. Kim, and J. Y. Choi, “Supply switching with ground collapse:
simultaneous control of subthreshold and gate leakage current in nanometer-scale CMOS circuits,” IEEE Trans. VLSI Syst., vol. 15, no. 7, pp. 758–766, Jul. 2007.
[2.37] M. Khellah, D. Somasekhar, Y. Ye, N. S. Kim, J. Howard, G. Ruhl, M. Sunna, J. Tschanz, N. Borkar, F. Hamzaoglu, G. Pandya, A. Farhang, K. Zhang, and V. De, “A 256-Kb dual-VCC SRAM building block in 65-nm CMOS process with actively clamped sleep transistor,” IEEE J. Solid-State Circuits, vol. 42, no. 1, pp. 233–242, Jan. 2007.
[2.38] K. K. Kim, H. Nan, and K. Choi, “Ultralow-voltage power gating structure using low threshold voltage,” IEEE Trans. Circuits Syst. II, vol. 56, no. 12, pp. 926–930, Dec. 2009.
[2.39] B. H. Calhoun, F. A. Honore, and A. P. Chandrakasan, “A leakage reduction methodology for distributed MTCMOS,” IEEE J. Solid-State Circuits, vol. 39, no. 5, pp. 818–826, May 2004.
[2.40] K. K. Kim and Y.-B. Kim, “A novel adaptive design methodology for minimum leakage power considering PVT variations on nanoscale VLSI systems,” IEEE Trans. VLSI Syst., vol. 17, no. 4, pp. 517–528, Apr. 2009.
[2.41] A. Agarwal, S. Mukhopadhyay, A. Raychowdhury, K. Roy, and C. H. Kim, “Leakage power analysis and reduction for nanoscale circuits,” IEEE Micro, vol. 26, no. 2, pp.
68–80, Mar.-Apr. 2006.
[2.42] J. W. Tschanz, S. Narendra, R. Nair, and V. De, “Effectiveness of adaptive supply
volt-age and body bias for reducing impact of parameter variations in low power and high performance microprocessors,” IEEE J. Solid-State Circuits, vol. 38, no. 5, pp. 826–829, May 2003.
[2.43] J. W. Tschanz, J. T. Kao, S. G. Narendra, R. Nair, D. A. Antoniadis, A. P. Chandrakasan, and V. De, “Adaptive body bias for reducing impacts of die-to-die and within-die param-eter variations on microprocessor frequency and leakage,” IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1396–1402, Nov. 2002.
[2.44] T. Inukai, T. Hiramoto, and T. Sakurai, “Variable threshold voltage CMOS (VTCMOS) in series connected circuits,” in IEEE Int’l Symp. on Low Power Electronics and Design, Aug. 2001, pp. 201–206.
[2.45] H. Soeleman, K. Roy, and B. C. Paul, “Robust subthreshold logic for ultra-low power operation,” IEEE Trans. VLSI Syst., vol. 9, no. 1, pp. 90–99, Feb. 2001.
[2.46] D. Markovic, C. Wang, L. Alarcon, T.-T. Liu, and J. Rabaey, “Ultralow-power design in near-threshold region,” Proc. IEEE, vol. 98, no. 2, pp. 237–252, Feb. 2010.
[2.47] R. Dreslinski, M. Wieckowski, D. Blaauw, D. Sylvester, and T. Mudge, “Near-threshold computing: Reclaiming Moore’s law through energy efficient integrated circuits,” Proc.
IEEE, vol. 98, no. 2, pp. 253–266, Feb. 2010.
[2.48] N. Verma, “Analysis towards minimization of total SRAM energy over active and idle operating modes,” IEEE Trans. VLSI Syst., vol. 19, no. 9, pp. 1695–1703, Sep. 2011.
[2.49] B. H. Calhoun and A. P. Chandrakasan, “A 256-kb 65-nm sub-threshold SRAM design for ultra-low-voltage operation,” IEEE J. Solid-State Circuits, vol. 42, no. 3, pp. 680–688, Mar. 2007.
[2.50] M.-H. Chang, Y.-T. Chiu, S.-L. Lai, and W. Hwang, “A 1kb 9T subthreshold SRAM with bit-interleaving scheme in 65nm CMOS,” in IEEE Int’l Symp. on Low Power Electronics and Design, Aug. 2011, pp. 291–296.
[2.51] J. P. Kulkarni and K. Roy, “Ultralow-voltage process-variation-tolerant schmitt-trigger-based SRAM design,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 20, no. 2, pp. 319–332, Feb. 2012.
[2.52] S. Mukhopadhyay, R. M. Rao, and J.-J. K. . C.-T. Chuang, “SRAM write-ability improve-ment with transient negative bit-line voltage,” IEEE Trans. VLSI Syst., vol. 19, no. 1, pp.
24–32, Jan. 2011.
[2.53] A.-T. Do, J. Low, J. Low, Z.-H. Kong, X. Tan, and K.-S. Yeo, “An 8T differential SRAM with improved noise margin for bit-interleaving in 65 nm CMOS,” IEEE Trans. Circuits Syst. I, vol. 58, no. 6, pp. 1252–1263, Jun. 2011.
[2.54] P. Kolar, E. Karl, U. Bhattacharya, F. Hamzaoglu, H. Nho, Y.-G. Ng, Y. Wang, and K. Zhang, “A 32 nm high-k metal gate SRAM with adaptive dynamic stability enhance-ment for low-voltage operation,” IEEE J. Solid-State Circuits, vol. 46, no. 1, pp. 76–84, Jan. 2011.
[2.55] P.-T. Huang and W. Hwang, “A 65 nm 0.165 fJ/Bit/Search 256×144 TCAM macro design for IPv6 lookup tables,” IEEE J. Solid-State Circuits, vol. 46, no. 2, pp. 507–519, Feb.
2011.
[2.56] M. Qazi, M. E. Sinangil, and A. P. Chandrakasan, “Challenges and directions for
low-voltage SRAM,” IEEE Des. Test. Comput., vol. 28, no. 1, pp. 32–43, Jan.-Feb. 2011.
[2.57] S. Nalam and B. H. Calhoun, “5T SRAM with asymmetric sizing for improved read stability,” IEEE J. Solid-State Circuits, vol. 46, no. 10, pp. 2431–2442, Oct. 2011.
[2.58] S.-C. Luo and L.-Y. Chiou, “A sub-200-mv voltage-scalable SRAM with tolerance of access failure by self-activated bitline sensing,” IEEE Trans. Circuits Syst. II, vol. 57, no. 6, pp. 440–445, Jun. 2010.
[2.59] M.-H. Tu, J.-Y. Lin, M.-C. Tsai, S.-J. Jou, and C.-T. Chuang, “Single-ended subthreshold SRAM with asymmetrical write/read-assist,” IEEE Trans. Circuits Syst. I, vol. 57, no. 12, pp. 3039–3047, Dec. 2010.
[2.60] Y. Wang, U. Bhattacharya, F. Hamzaoglu, P. Kolar, Y.-G. Ng, L. Wei, Y. Zhang, K. Zhang, and M. Bohr, “A 4.0 GHz 291 Mb voltage-scalable SRAM design in a 32 nm high-k + metal-gate CMOS technology with integrated power management,” IEEE J.
Solid-State Circuits, vol. 45, no. 1, pp. 103–110, Jan. 2010.
[2.61] M. E. Sinangil, N. Verma, and A. P. Chandrakasan, “A reconfigurable 8T ultra-dynamic voltage scalable (U-DVS) sram in 65nm CMOS,” IEEE J. Solid-State Circuits, vol. 44, no. 11, pp. 3163–3173, Nov. 2009.
[2.62] M. Sharifkhani and M. Sachdev, “An energy efficient 40 Kb SRAM module with extended read/write noise margin in 0.13 µm CMOS,” IEEE J. Solid-State Circuits, vol. 44, no. 2, pp. 620–630, Feb. 2009.
[2.63] K. Nii, Y. Tsukamoto, M. Yabuuchi, Y. Masuda, S. Imaoka, K. Usui, S. Ohbayashi, H. Makino, and H. . Shinohara, “Synchronous ultra-high-density 2RW dual-port 8T-SRAM with circumvention of simultaneous common-row-access,” IEEE J. Solid-State Cir-cuits, vol. 44, no. 3, pp. 977–986, Mar. 2009.
[2.64] J. Kwong, Y. K. Ramadass, N. Verma, and A. P. Chandrakasan, “A 65nm sub-vt mi-crocontroller with integrated SRAM and switched capacitor DC-DC converter,” IEEE J.
Solid-State Circuits, vol. 44, no. 1, pp. 115–126, Jan. 2009.
[2.65] T.-H. Kim, J. Liu, and C. H. Kim, “A voltage scalable 0.26v, 64kb 8T SRAM with Vmin lowering techniques and deep sleep mode,” IEEE J. Solid-State Circuits, vol. 44, no. 6, pp. 1785–1795, Jun. 2009.
[2.66] I. J. Chang, J.-J. Kim, S. P. Park, and K. Roy, “A 32kb 10T sub-threshold SRAM array with bit-interleaving and differential read scheme in 90nm CMOS,” IEEE J. Solid-State Circuits, vol. 44, no. 2, pp. 650–658, Feb. 2009.
[2.67] N. Verma and A. P. Chandrakasan, “A 256kb 65nm 8T subthreshold SRAM employing sense-amplifier redundancy,” IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 141–149, Jan. 2008.
[2.68] T.-H. Kim, J. Liu, J. Keane, and C. H. Kim, “A 0.2V, 480kb subthreshold SRAM with 1 k cells per bitline for ultra-low-voltage computing,” IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 518–529, Feb. 2008.
[2.69] F. shi Lai and C.-F. Lee, “On-chip voltage down converter to improve SRAM read/write margin and static power for sub-nano CMOS technology,” IEEE J. Solid-State Circuits, vol. 42, no. 9, pp. 2061–2070, Sep. 2007.
[2.70] J. P. Kulkarni, K. Kim, and K. Roy, “A 160 mV robust Schmitt trigger based subthreshold
SRAM,” IEEE J. Solid-State Circuits, vol. 42, no. 10, pp. 2303–2313, Oct. 2007.
[2.71] S. Cosemans, W. Dehaene, and F. Catthoor, “A low-power embedded SRAM for wireless applications,” IEEE J. Solid-State Circuits, vol. 42, no. 7, pp. 1607–1617, Jul. 2007.
[2.72] K. Takeda, Y. Hagihara, Y. Aimoto, M. Nomura, Y. Nakazawa, T. Ishii, and H. Kobatake,
“A read-static-noise-margin-free SRAM cell for low-VDD and high-speed applications,”
IEEE J. Solid-State Circuits, vol. 44, no. 1, pp. 113–121, Jan. 2006.
[2.73] J. Chen, L. T. Clark, and T.-H. Chen, “An ultra-low-power memory with a subthreshold power supply voltage,” IEEE J. Solid-State Circuits, vol. 41, no. 10, pp. 2344–2353, Oct.
2006.
[2.74] N. S. Kim, K. Flautner, D. Blaauw, and T. Mudge, “Circuit and microarchitectural techniques for reducing cache leakage power,” IEEE Trans. VLSI Syst., vol. 12, no. 2, pp.
167–184, Feb. 2004.
[2.75] J. Kwong, Y. Ramadass, N. Verma, M. Koesler, K. Huber, H. Moormann, and A. Chan-drakasan, “A 65nm sub-vt microcontroller with integrated SRAM and switched capacitor DC-DC converter,” in IEEE Int’l Solid-State Circuits Conf., Feb. 2008, pp. 318–319, 616.
[2.76] Y.-M. Chang, M.-H. Chang, and W. Hwang, “A 2.1-µW 0.3V-1.0V wide-locking range multiphase DLL using self-estimated SAR algorithm,” in IEEE Int’l System-on-Chip Conf., Sep. 2009, pp. 115–118.
[2.77] D. P. Wang, H. J. Liao, H. Yamauchi, Y. H. Chen, Y. L. Lin, S. H. Lin, D. C. Liu, H. C. Chang, and W. Hwang, “A 45nm dual-port SRAM with write and read capability enhancement at low voltage,” in IEEE Int’l System-on-Chip Conf., Sep. 2007, pp. 211–214.
[2.78] D. Bull, S. Das, K. Shivashankar, G. Dasika, K. Flautner, and D. Blaauw, “A power-efficient 32 bit ARM processor using timing-error detection and correction for transient-error tolerance and adaptation to PVT variation,” IEEE J. Solid-State Circuits, vol. 46, no. 1, pp. 18–31, Jan. 2011.
[2.79] M. H. Abu-Rahma and M. Anis, “A statistical design-oriented delay variation model accounting for within-die variations,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 27, no. 11, pp. 1983–1995, Nov. 2008.
[2.80] S. Mukhopadhyay, K. Kim, K. A. Jenkins, C.-T. Chuang, and K. Roy, “An on-chip test structure and digital measurement method for statistical characterization of local random variability in a process,” IEEE J. Solid-State Circuits, vol. 43, no. 9, pp. 1951–1963, Sep.
2008.
[2.81] J. Keane, T.-H. Kim, and C. H. Kim, “An on-chip NBTI sensor for measuring pMOS threshold voltage degradation,” IEEE Trans. VLSI Syst., vol. 18, no. 6, pp. 947–956, Jun.
2010.
[2.82] K. K. Kim, W. Wang, and K. Choi, “On-chip aging sensor circuits for reliable nanometer MOSFET digital circuits,” IEEE Trans. Circuits Syst. II, vol. 57, no. 10, pp. 798–802, Oct. 2010.
[2.83] T.-H. Kim, R. Persaud, and C. H. Kim, “Silicon odometer: An on-chip reliability monitor for measuring frequency degradation of digital circuits,” IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 874–880, Apr. 2008.
[2.84] N. Drego, A. Chandrakasan, and D. Boning, “All-digital circuits for measurement of
spatial variation in digital circuits,” IEEE J. Solid-State Circuits, vol. 45, no. 3, pp. 640–
651, Mar. 2010.
[2.85] R. Rao, K. A. Jenkins, and J.-J. Kim, “A local random variability detector with complete digital on-chip measurement circuitry,” IEEE J. Solid-State Circuits, vol. 44, no. 9, pp.
2616–2623, Sep. 2009.
[2.86] Y. Ogasahara, M. Hashimoto, and T. Onoye, “All-digital ring-oscillator-based macro for sensing dynamic supply noise waveform,” IEEE J. Solid-State Circuits, vol. 44, no. 6, pp.
1745–1755, Jun. 2009.
[2.87] S. Das, C. Tokunaga, S. Pant, W.-H. Ma, S. Kalaiselvan, K. Lai, D. M. Bull, and D. T.
Blaauw, “RazorII: In situ error detection and correction for PVT and SER tolerance,”
IEEE J. Solid-State Circuits, vol. 44, no. 1, pp. 32–48, Jan. 2009.
[2.88] S.-C. Lin and K. Banerjee, “A design-specific and thermally-aware methodology for trading-off power and performance in leakage-dominant CMOS technologies,” IEEE Trans.
VLSI Syst., vol. 16, no. 11, pp. 1488–1498, Nov. 2008.
[2.89] M. Elgebaly and M. Sachdev, “Variation-aware adaptive voltage scaling system,” IEEE Trans. VLSI Syst., vol. 15, no. 5, pp. 560–571, May 2007.
[2.90] N. Azizi, M. M. Khellah, V. K. De, and F. N. Najm, “Variations-aware low-power design and block clustering with voltage scaling,” IEEE Trans. VLSI Syst., vol. 15, no. 7, pp.
746–757, Jul. 2007.
[2.91] H. F. Hamann, A. Weger, J. A. Lacey, Z. Hu, P. Bose, E. Cohen, and J. Wakil, “Hotspot-limited microprocessors: Direct temperature and power distribution measurements,” IEEE J. Solid-State Circuits, vol. 42, no. 1, pp. 56–65, Jan. 2007.
[2.92] T. Fischer, J. Desai, B. Doyle, S. Naffziger, and B. Patella, “A 90-nm variable frequency clock system for a power-managed itanium architecture processor,” IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 218–228, Jan. 2006.
[2.93] H. Mostafa, M. H. Anis, and M. Elmasry, “Analytical soft error models accounting for die-to-die and within-die variations in sub-threshold SRAM cells,” IEEE Trans. VLSI Syst., vol. 19, no. 2, pp. 182–195, Feb. 2011.
[2.94] I. J. Chang, S.-P. Park, and K. Roy, “Exploring asynchronous design techniques for process-tolerant and energy-efficient subthreshold operation,” IEEE J. Solid-State Cir-cuits, vol. 45, no. 2, pp. 401–410, Feb. 2010.
[2.95] S. Hanson, M. Seok, D. Sylvester, and D. Blaauw, “Nanometer device scaling in sub-threshold logic and SRAM,” IEEE Trans. Electron Devices, vol. 55, no. 1, pp. 175–185, Jan. 2008.
[2.96] P. Chen, S.-C. Chen, Y.-S. Shen, and Y.-J. Peng, “All-digital time-domain smart temper-ature snesor with an inter-batch inaccuracy of -0.7◦C-+0.6◦C after one-point calibration,”
IEEE Trans. Circuits Syst. I, vol. 58, no. 5, pp. 913–920, May 2011.
[2.97] C.-C. Chung and C.-R. Yang, “An autocalibrated all-digital temperature sensor for on-chip thermal monitoring,” IEEE Trans. Circuits Syst. II, vol. 58, no. 2, pp. 105–109, Feb.
2011.
[2.98] K. Souri and K. Makinwa, “A 0.12 mm2 7.4 µW micropower temperature sensor with an inaccuracy of ±0.2◦C (3σ) from −30◦C to 125◦C,” IEEE J. Solid-State Circuits, vol. 46,
no. 7, pp. 1693–1700, Jul. 2011.
[2.99] P. Chen, C.-C. Chen, Y.-H. Peng, K.-M. Wang, and Y.-S. Wang, “A time-domain SAR smart temperature sensor with curvature compensation and a 3σ inaccuracy of -0.4◦C∼+0.6◦C over a 0◦C to 90◦C range,” IEEE J. Solid-State Circuits, vol. 45, no. 3, pp. 600–609, Mar. 2010.
[2.100] E. Kursun and C.-Y. Cher, “Temperature variation characterization and thermal man-agement of multicore architectures,” IEEE Micro, vol. 29, no. 1, pp. 116–126, Jan.-Feb.
2009.
[2.101] M. K. Law and A. Bermak, “A 405-nW CMOS temperature sensor based on linear MOS operation,” IEEE Trans. Circuits Syst. II, vol. 56, no. 12, pp. 891–895, Dec. 2009.
[2.102] M. Sasaki, M. Ikeda, and K. Asada, “A temperature sensor with an inaccuracy of -1/+0.8◦C using 90-nm 1-V CMOS for online thermal monitoring of VLSI circuits,” IEEE Trans. Semicond. Manuf., vol. 21, no. 2, pp. 201–208, May 2008.
[2.103] E. Socher, S. M. Beer, and Y. Nemirovsky, “Temperature sensitivity of SOI-CMOS transistors for use in uncooled thermal sensing,” IEEE Trans. Electron Devices, vol. 52, no. 12, pp. 2784–2790, Dec. 2005.
[2.104] P. Chen, C.-C. Chen, C.-C. Tsai, and W.-F. Lu, “A time-to-digital-converter-based CMOS smart temperature sensor,” IEEE J. Solid-State Circuits, vol. 40, no. 8, pp. 1642–
1648, Aug. 2005.
[2.105] M. A. P. Pertijs, K. A. A. Makinwa, and J. H. Huijsing, “A CMOS smart temperature sensor with a 3σ inaccuracy of ±0.1◦C from -55◦C to 125◦C,” IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2805–2815, Dec. 2005.
[2.106] I. M. Filanovsky and A. Allam, “Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits,” IEEE Trans. Circuits Syst. I, vol. 48, no. 7, pp. 876–884, Jul. 2001.
[2.107] P. Krummenacher and H. Oguey, “Smart temperature sensor in CMOS technology,”
Sensors and Actuators A: Physical, vol. 22, no. 1-3, pp. 636–638, Jun. 1989.
[2.108] S.-W. Chen, M.-H. Chang, W.-C. Hsieh, and W. Hwang, “Fully on-chip temperature, process, and voltage sensors,” in IEEE Int’l Symp. on Circuits and Systems, May 2010, pp. 897–900.
[2.109] Y. K. Ramadass and A. P. Chandrakasan, “A battery-less thermoelectric energy har-vesting interface circuit with 35mv startup voltage,” IEEE J. Solid-State Circuits, vol. 46, no. 1, pp. 333–341, Jan. 2011.
[2.110] ——, “An efficient piezoelectric energy harvesting interface circuit using a bias-flip rec-tifier and shared inductor,” IEEE J. Solid-State Circuits, vol. 45, no. 1, pp. 189–204, Jan.
2010.
[2.111] Y. K. Ramadass, A. A. Fayed, and A. P. Chandrakasan, “A fully-integrated switched-capacitor step-down DC-DC converter with digital capacitance modulation in 45 nm CMOS,” IEEE J. Solid-State Circuits, vol. 45, no. 12, pp. 2557–2565, Dec. 2010.
[2.112] E. Carlson, K. Strunz, and B. . Otis, “A 20 mV input boost converter with efficient digital control for thermoelectric energy harvesting,” IEEE J. Solid-State Circuits, vol. 45, no. 4, pp. 741–750, Apr. 2010.
[2.113] H. Kim, S.-M. Kang, K.-J. Park, C.-W. Baek, and J.-S. Park, “Power management circuit for wireless ubiquitous sensor nodes powered by scavenged energy,” IET Electron.
Lett., vol. 45, no. 7, pp. 373–374, Mar. 2009.
[2.114] G. Dhiman and T. S. Rosing, “System-level power management using online learning,”
IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 28, no. 5, pp. 676–689, May 2009.
[2.115] H. Lhermet, C. Condemine, M. Plissonnier, R. Salot, P. Audebert, and M. Rosset, “Effi-cient power management circuit: from thermal energy harvesting to above-IC microbattery energy storage,” IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 246–255, Jan. 2008.
[2.116] R. Senguttuvan, S. Sen, and A. Chatterjee, “Multidimensional adaptive power manage-ment for low-power operation of wireless devices,” IEEE Trans. Circuits Syst. II, vol. 55, no. 9, pp. 867–871, Sep. 2008.
[2.117] R. McGowen, C. A. Poirier, C. Bostak, J. Ignowski, M. Millican, W. H. Parks, and S. Naffziger, “Power and temperature control on a 90-nm Itanium family processor,”
IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 229–237, Jan. 2006.
[2.118] J. A. Paradiso and T. Starner, “Energy scavenging for mobile and wireless electronics,”
IEEE Pervasive Computing, vol. 4, no. 1, pp. 18–27, Jan.-Mar. 2005.
[2.119] J. Wang and B. H. Calhoun, “Minimum supply voltage and yield estimation for large SRAMs under parametric variations,” IEEE Trans. VLSI Syst., vol. 19, no. 11, pp. 2120–
2125, Nov. 2011.
[2.120] L. Chang, D. Frank, R. Montoye, S. Koester, B. Ji, P. Coteus, R. Dennard, and W. Haen-sch, “Practical strategies for power-efficient computing technologies,” Proc. IEEE, vol. 98, no. 2, pp. 215–236, Feb. 2010.
[2.121] D. Ma and R. Bondade, “Enabling power-efficient DVFS operations on silicon,” IEEE Circuits Syst. Mag., vol. 10, no. 1, pp. 14–30, First Quarter 2010.
[2.122] P. Choudhary and D. Marculescu, “Power management of voltage/frequency island-based systems using hardware-island-based methods,” IEEE Trans. VLSI Syst., vol. 17, no. 3, pp. 427–438, Mar. 2009.
[2.123] S. Chandra, K. Lahiri, A. Raghunathan, and S. Dey, “Variation-tolerant dynamic power management at the system-level,” IEEE Trans. VLSI Syst., vol. 17, no. 9, pp. 1220–1232, Sep. 2009.
[2.124] Hagihara, Y. Ikenaga, M. Nomura, Y. Nakazawa, and Yasuhiko, “A circuit for determin-ing the optimal supply voltage to minimize energy consumption in LSI circuit operations,”
IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 911–918, Apr. 2008.
[2.125] T. Mudge, “Power: A first-class architectural design constraint,” IEEE Computer,
[2.125] T. Mudge, “Power: A first-class architectural design constraint,” IEEE Computer,