Comparison

Fig. 7.1 compares the power consumption among several 10-Gb/s CDR systems in different technologies, where the naming notation follows Table 17.

Comparision of 10-Gb/s CDRs

CMOS Technology (um)

0.12

Comparision of 10-Gb/s CDRs

CMOS Technology (um)

0.12

Fig. 7.1: Power comparison for 10-Gb/s CDRs

Deskew CDR uses active loads for the inductive peaking scheme. Although the power is a trade-off item for the bandwidth, it still operates in the competitive power consumption of 60 mW.

Table 17: A comparison of multi-gigabit CDR systems Data CMOS Power Area

Rate Tech. (mW) (mm^2) 1.5

10Gb/s 013μm 1P8M

0.14 0.03

10Gb/s 60

10Gb/s 018μm

0.08

10Gb/s 015μm

72

0.2 12.82 10Gb/s 013μm

10Gb/s 018μm 91 8Gb/s 013μm 33 10.8Gb/s 011μm 220

400 12.5Gb/s 013μm Ohtomo2006 [9]

Byun2006 [8]

Kreienkamp2005 [16]

Farjad-Rad2004 [30]

Savoj2003 [6]

Kaeriyama2003 [21]

Ramezani2003 [31]

Savoj2001 [4]

This Work

Bibliography

[1] Özgür Çobanoğlu, "CDR Status Report", INFN & Univ. of Turin, Turin, Italy. Nov 2006. http://www.ph.unito.it/~cobanogl/CDR/cdr_cern_mic-dg.pdf

[2] Behzad Razavi, Design of Integrated Circuits for Optical Communications, pp.322-327, McGRAW- Hill, 2003.

[3] Charles R. Hogge, JR., "A Self Correcting Clock Recovery Circuit", IEEE JOURNAL OF LIGHTWAVE TECHNOLOGY, VOL. LT-3, NO. 6, Dec 1985.

[4] Jafar Savoj and Behzad Razavi, "A 10-Gb/s CMOS Clock and Data Recovery Circuit with a Half-Rate Linear Phase Detector", IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 5, May 2001.

[5] Jri Lee and Behzad Razzavi, "A 40-Gb/s Clock and Data Recovery Circuit in 0.18-µm CMOS Technology", IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 12, Dec 2003.

[6] Jafar Savoj and Behzad Razavi, "A 10-Gb/s CMOS Clock and Data Recovery Circuit With a Half-Rate Binary Phase/Frequency Detector", IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 1, Jan 2003.

[7] Lindor Henrickson, David Shen, Uno Nellore, Alan Ellis, Joong Oh, HuiWang, Giovanni Capriglione, Ali Atesoglu, Alice Yang, Peter Wu, Syed Quadri, and David Crosbie, "Low-Power Fully Integrated 10-Gb/s SONET/SDH Transceiver in 0.13-µm CMOS", IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 10, Oct 2003.

[8] Sangjin Byun, Jyung Chan Lee, Jae Hoon Shim, Kwangjoon Kim, Member, IEEE, and Hyun-Kyu Yu, "A 10-Gb/s CMOS CDR and DEMUX IC With a Quarter-Rate Linear Phase Detector", IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL.

41, NO. 11, Nov 2006.

[9] Yusuke Ohtomo, Kazuyoshi Nishimura, and Masafumi Nogawa, "A 12.5-Gb/s Parallel Phase Detection Clock and Data Recovery Circuit in 0.13-µm CMOS", IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 9, Sep 2006.

[10] Sungjoon Kim, Kyeongho Lee, Deog-Kyoon Jeong,David D. Lee, and Andreas G.

Nowatzyk, "An 800Mbps Multi-Channel CMOS Serial Link with 3x Oversampling", IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE 1995.

[11] Chih-Kong Ken Yang, “DESIGN OF HIGH-SPEED SERIAL LINKS IN CMOS”, Ph. D. dissertation, pp. 120-128, Stanford, Dec 1998.

[12] S. I. Ahmed, Tad A. Kwasniewski, "OVERVIEW OF OVERSAMPLING CLOCK AND DATA RECOVERY CIRCUITS", CCECE/CCGEI, Saskatoon, May 2005.

[13] Jaeha Kim and Deog-Kyoon Jeong, "Multi-Gigabit-Rate Clock and Data Recovery Based on Blind Oversampling", IEEE Communications Magazine, Dec 2003.

[14] Chih-Kong Ken Yang, Ramin Farjad-Rad, and Mark A. Horowitz, "A 0.5- m CMOS 4.0-Gbit/s Serial Link Transceiver with Data Recovery Using Oversampling", IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO.

5, May 1998.

[15] M.-J. Edward Lee, William J. Dally, John W. Poulton, Patrick Chian, and Stephen F. Greenwood', "An 84-mW 4-Gb/s Clock and Data Recovery Circuit for Serial Link Applications", 2001 Symposium on VLSl Circuits Digest of Technical Papers.

[16] Rainer Kreienkamp, Ulrich Langmann,Christoph Zimmermann, Takuma Aoyama, and Hubert Siedhoff, "A 10-Gb/s CMOS Clock and Data Recovery Circuit With an Analog Phase Interpolator", IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 3, Mar 2005.

[17] Thomas Y. K. Wong and John E. Sitch, "A 10 Gb/s ATM Data Synchronizer", IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 31, NO. IO, Oct 1996.

[18] Hung-Wen Lu, Yin-Tin Chang, Chau-Chin Su, "All Digital 625Mbps & 2.5Gbps Deskew Buffer Design", IEEE CNF VDAT Apr 2005.

[19] Makoto Nakamura, Noboru Ishihara, and Yukio Akazawa, "A 156 Mbps CMOS Clock Recovery Circuit for Burst-mode Transmission", 1996 Symposium on VLSl Circuits Digest of Technical Papers.

[20] Masafumi Nogawa, Kazuyoshi Nishimura, Shunji Kimura,Tomoaki Yoshida, Tomoaki Kawamura, Minoru Togashi,Kiyomi Kumozaki, Yusuke Ohtomo, "A 10Gb/s Burst-Mode CDR IC in 0.13µm CMOS", 2005 IEEE International Solid-State Circuits Conference, Session 12.5.

[21] Shunichi Kaeriyama, Masayuki Mizuno, "A 10Gb/s/ch 50mW 120x130µm² Clock and Data Recovery Circuit", 2003 IEEE International Solid-State Circuits Conference, Session 4.1.

[22] Behnam Analui and Ali Hajimiri, "Instantaneous Clockless Data Recovery and Demultiplexing", IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II:

EXPRESS BRIEFS, VOL. 52, NO. 8, Aug 2005.

[23] Marcus van Ierssel, Ali Sheikholeslami, Hirotaka Tamura,William W. Walker,"A 3.2Gb/s Semi-Blind-Oversampling CDR", IEEE International Solid-State Circuits Conference 2006.

[24] Thomas H. Lee, and John F. Bulzacchelli, "A 155-MHz Clock Recovery Delay- and Phase-Locked Loop", IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL.

27, NO. 12, Dec 1992.

[25] Yong-Cheol Bae and Gu-Yeon Wei, "A MIXED PLL/DLL ARCHITECTURE FOR LOWJITTER CLOCK GENERATION", ISCAS 2004.

[26] G.-Y. Wei, J. Stonick, D. Weinlader, J. Sonntag, and S. Searles, “A 500-MHz MP/DLL clock generator for a 5Gb/s backplane transceiver in 0.25µm CMOS,”

IEEE Solid-State Circuits Conference Digest of Technical Papers, pp. 464–465, Feb 2003.

[27] Hiok-Tiaq Ng, Ramin Farjad-Rad, M.-J. Edward Lee, William J. Dally, Trey Greer, John Poulton, John H. Edmondson, Rohit Rathi, and Ramesh Senthinathan,

“A Second-Order Semidigital Clock Recovery Circuit Based on Injection Locking”, IEEE JNL Solid-State Circuits, Vol. 38, No. 12, Dec 2003.

[28] Ming-Ju Edward Lee, “AN EFFICIENT I/O AND CLOCK RECOVERY DESIGN FOR TERABIT INTEGRATED CIRCUITS”, Ph. D. dissertation, Stanford, pp. 86-87, Aug 2001.

[29] J. D. H. Alexander, "Clock Recovery from Random Binary Data", Electronics Letters vol. 11, pp. 541-542, Oct 1975.

[30] Ramin Farjad-Rad, Anhtuyet Nguyen, James M. Tran, Trey Greer, John Poulton, William J. Dally, John H. Edmondson, Ramesh Senthinathan, Rohit Rathi, M.-J.

Edward Lee, and Hiok-Tiaq Ng, "33-mW 8-Gb/s CMOS Clock Multiplier and CDR for Highly Integrated I/Os", IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 9, Sep 2004.

[31] Mehrdad Ramezani and C. Andre. T. Salama, "A l0Gb/s CDR with a Half-rate Bang-Bang Phase Detector", IEEE CNF ISCAS May 2003.