There are two main themes suggested for future research. Thus we have the following topics for the devices. First, for physical analyses, the HRTEM measurement of nano-dot density may be done, and other metal chlorides to form nano-composite NCs with the formation mechanism can be studied. Then, for electrical analyses, the research of vertical migration, lateral migration, and the activation energy in chemical reactions may be undertaken in the future.
76
References
Chapter 1
[1] S. M. Sze and Kwok K. Ng, “Physics of Semiconductor Devices, 3rd Edition,”
John Wiley & Sons, 2007.
[2] S. Keeney, “A 130nm Generation High Density ETOXTM Flash Memory Technology,” in IEDM Tech. Dig., 2001, pp. 41-44.
[3] A. Thean and J. P. Leburton, “Flash Memory: towards single electronics,” IEEE Potentials, pp. 35-41, 2002.
[4] R. Bez, E. Camerlenghi, A. Modelli, and A. Visconti, “Introduction to flash memory,” in Proc. of the IEEE, 2003, pp. 489-502.
[5] P. Pavan, R. Bez, P. Olivo, and E. Zanoni, “Flash memory cells-an overview,” in Proc. of the IEEE, 1997, pp. 1248-1271.
[6] B. D. Salvo, C. Gerardi, R. V. Schaijk, S. A. Lombardo, D. Corso, C.
Plantamura, T. Serafino, G. Ammendola, M. V. Duuren, P. Goarin, W. Y. Mei, K. V. D. Jeugd, H. Baron, M. Gély, P. Mur, and S. Deleonibus, “Performance and reliability features of advanced nonvolatile memories based on discrete traps (silicon nanocrystals, SONOS),” IEEE Trans. on Devices and Materials Reliability, vol. 4, pp. 377-389, 2004.
[7] Y. N. Tan, W. K. Chim, B. J. Cho, and W. K. Choi, “Over-erase phenomenon in SONOS-type flash memory and its minimization using a hafnium oxide charge storage layer,” IEEE Trans. on Electron Devices, vol. 51, pp. 1143-1147, 2004.
[8] “Test and Test equipment” in the International Technology Roadmap for Semi- conductors (ITRS), 2001, pp.27-28.
77
[9] Y. N. Tan, W. K. Chim, W. K. Choi, M. S. Joo, T. H. Ng, and B. J. Cho, “High-k HfAlO charge trapping layer in SONOS-type nonvolatile memory device for high speed operation,” in IEDM Tech. Dig., 2004, pp.889-892.
[10] W. J. Zhu, T. P. Ma, T. Tamagawa, J. Kim, and Y. Di, “Current Transport in Metal/Hafnium Oxide/Silicon Structure,” IEEE Electron Device Letters, vol. 23, no. 2, pp. 97-99, 2002.
[11] G. D. Wilk, R. M. Wallace, and J. M. Anthony, “High-k gate dielectrics: Curent status and materials properties considerations,” Journal of Applied Physics, vol. 89, pp. 5243-5275, 2001.
[12] T. Yamaguchi, H. Satake, and N. Fukushima, “Band diagram and carrier conduction mechanisms in ZrO/sub 2/MIS structures,” IEEE Trans. on Electron Devices, vol. 51, pp. 774-779, 2004.
[13] W. Zhu, T. P. Ma, T. Tamagawa, Y. Di, J. Kim, R. Carruthers, M. Gibson, and T. Furukawa, “HfO2 and HfAlO for CMOS: thermal stability and current transport,”
IEDM, vol. 463, pp. 20.1.1-20.1.4, 2001.
[14] S. Jeon, J. H. Han, J. Lee, C. J. Choi, S. Choi, H. Hwang, and C. Kim, “High work function metal gate and high-k dielectrics for charge trap flash memory device applications,” in Proc. of ESSDERC Symp., 2005.
[15] S. Jeon, J. H. Han, J. Lee, S. Choi, H. Hwang, and C. Kim, “Impact of Metal Work Function on Memory Properties of Charge-Trap Flash Memory Devices Using Fowler–Nordheim P/E Mode,” IEEE Trans. on Electron Devices, vol. 27, 2006.
[16] J. J. Lee and D. L. Kwong, “Metal Nanocrystal Memory with High-k Tunneling Barrier for Improved Data Retention,” IEEE Trans. on Electron Devices, vol. 52, 2005.
[17] K. J. Hubbard, et al., “Thermodynamic stability of binary oxides,” J. Mater. Res., vol.11, no. 11, 1996.
78
[18] S. Haukka, E. L. Lakomaa, and T. Suntola, in Adsorption and Its Applications in Industry and Environmental Protection: Stud. Surf. Sci. Catal., ed. A. Dabrowski,
vol. 120, 1998, pp. 715-750.
[19] S. Ek, Helsinki University of Technology Inorganic Chemistry Publication Series, no. 4, Espoo, 2004.
[20] S. K. Gandhi, “The Theory and Practice of Microelectronics,” John Wiley &
Sons, 1984.
Chapter 2
[1] H. Aozasa, I. Fujiwara, A. Nakamura, and Y. Komatsu, “Analysis of Carrier Traps in Si3N4 in Oxide/Nitride/Oxide for Metal/ Oxide/Nitride/Oxide Silicon Non-volatile Memory,” Japanese Journal of Applied Physics, vol.38, part 1, no. 3, pp.1441-1447, 1999.
[2] Y. Yang and M. H. White, “Charge retention of scaled SONOS non-volatile memory devices at elevated temperatures,” Solid State Electronics, vol. 44, pp.
949-958, 2000.
[3]G. D. Wilk, R. M. Wallace, and J. M. Anthony, “High-k gate dielectrics: Current status and materials properties considerations,” Journal of Applied Physics, vol. 89, pp. 5243-5275, 2001.
[4] M. Takata, S. Kondoh, T. Sakaguchi, H. Choi, J. C. Shim, H. Kurino, and M.
Koyanagi, “New nonvolatile memory with extremely high density metal nano-dots,”
in IEDM Tech. Dig., 2003, pp. 553-557.
[5] M. She and T. J. King, “Impact of crystal size and tunnel dielectric on semi- conductor nanocrystal memory performance,” IEEE Trans. on Electron Devices, vol. 50, pp. 1934-1940, 2003.
79
[6] T. F. Lei, et al., “High Performance Multi-bit Nonvolatile HfO2 Nanocrystal Memory Using Spinodal Phase Seperation of Hafnium Silicate,” Intl. Elec. Dev.
Meeting, pp. 1080-1081, 2004.
[7] H. C. You, F. H. Ko, and T. F. Lei, “Physical characterization and electrical properties of sol-gel-derived zirconia films,” Journal of The Electrochemical Society, vol. 153, no. 6, pp. F94-F99, 2006.
[8] C. W. Turner, Sol-Gel Process-Principles and Applications, Ceramic Bulletin, vol. 70, pp. 1487-1490, 1991.
[9] C. J. Brinker, A. J. Hurd, P. R. Schunk, C. S. Ashley, R. A. Cairncross, J. Samuel, K. S. Chen, C. Scott, and R. A. Schwartz , Metallurgical and Ceramic Protective Coatings, Chapman & Hall, London, pp. 112-151, 1996.
[10] T. Troczynski and Q. Yang, US patent, May, 2001.
[11] T. Olding, M. Sayer, and D. Barrow, “Ceramic sol-gel composite coatings for electrical insulation,” Thin Solid Films, vol. 398-399, pp. 581-586, 2001.
[12] T. Kololuoma, S. M. Nissila, and J. T. Rantala, “Sol-Gel Optics V. Society of Photo-Optical Instrumentation 54 Engineers,” in Proc. of SPIE, 2000, pp. 218.
[13] C. J. Brinker and G. W. Scherer, Sol-Gel Science: The Physics and Chemistry of Sol-Gel Processing, Academic Press, Inc. New York, 1990.
[14] A. Eisenberg and M. King, Ion-Containing Polymers: Physical Properties and Structure, Academic Press, New York, vol. 2, pp. 163-169, 1977.
[15] G. Trimmel, C. Lembacher, G. Kickelbick, and U. Schubert, New Journal of Chemistry, 2002.
[16] M. Marvola, J. Kiesvaara, K. Järvinen, M. Lindén, and A. Urtti, Sol-Gel Derived Silica Gel Monoliths And Microparticles As Delivery in Tissue Admonistration, Division of Biopharmaceutics and Pharmacokinetics Department of Pharmacy University of Helsinki, 2001.
80
[17] F. M. Yang, T. C. Chang, P. T. Liu, P. H. Yeh, Y. C. Yu, J. Y. Lin, S. M. Sze, and J. C. Lou, “Memory characteristics of Co nanocrystal memory device with HfO2 as blocking oxide,” Appl. Phys. Lett., vol. 90, pp. 132102, 2007.
[18] T. Baron, B. Pellissier, L. Perniola, F. Mazen, J. M. Hartmann, and G. Polland,
“Chemical vapor deposition of Ge nanocrystals on SiO2,” Appl. Phys. Lett., vol. 83, pp. 1444-1446, 2003.
[19] G. D. Wilk and D. A. Muller, “Correlation of annealing effects on local electronic structure and macroscopic electrical properties for HfO2 deposited by atomic layer deposition,” Appl. Phys. Lett., vol. 83, pp. 3984-3986, 2003.
[20] F. H. Ko, H. C. You, C. M. Chang, W. L. Yang, and T. F. Lei, “Fabrication of SONOS-Type Flash Memory with the Binary High-k Dielectrics by the Sol-Gel Spin Coating Method,” Journal of The Electrochemical Society, vol. 154, no. 4, pp.
H268-H270, 2007.
[21] C. J. Brinker, D. M. Smith, R. Deshpande, P. M. Davis, S. Hietala, G. C. Frye, C. S. Ashley, and R. A. Assink, Catal. Today 1992.
[22] C. J. Brinker, A. J. Hurd, P. R. Schunk, G. C. Frye, and C. S. Ashley, J. Non-Cryst.
Solids, 1992.
[23] Hong Xiao, “Introduction to Semiconductor Manufacturing Technology,”
Prentice Hall, 2001.
Chapter 3
[1] T. H. Hsu, H. C. You, F. H. Ko, and T. F. Lei, “PolySi-SiO2-ZrO2-SiO2-Si Flash Memory Incorporating a Sol-Gel-Derived ZrO2 Charge Trapping Layer,” Journal of The Electrochemical Society, vol. 153, no. 11, pp. G934-G937, 2006.
[2] Z. Liu, C. Lee, V. Narayanan, G. Pei, and E. C. Kan, “Metal Nanocrystal
81
Memories-Part I: Device Design and Fabrication,” IEEE Trans. on Electron Devices, vol. 49, pp. 1606-1613, 2002.
[3] Z. Liu, C. Lee, V. Narayanan, G. Pei, and E. C. Kan, “Metal Nanocrystal Memories-Part II: Electrical Characteristics,” IEEE Trans. on Electron Devices, vol. 49, pp. 1614-1622, 2002.
[4] J. H. Chen, Y. Q. Wang, W. J. Yoo, Y. C. Yeo, G. Samudra, D. SH Chan, A. Y. Du, and D. L. Kwong, “Nonvolatile Flash Memory Device Using Ge Nanocrystals Embedded in HfAlO High-k Tunneling and Control Oxides: Device Fabrication and Electrical Performance,” IEEE Trans. on Electron Devices, vol. 51, pp. 1840-1848, 2004.
[5] Y. Liu, S. Tang, D. Yu, G. Hwang, and S. Banerjee, “Tunnel oxide thickness dependence of activation energy for retention time in SiGe quantum dot flash memory,” Appl. Phys. Lett., vol. 88, pp. 213504, 2006.
[6] F. M. Yang, T. C. Chang, P. T. Liu, P. -. Yeh, Y. C. Yu, J. Y. Lin, S. M. Sze, and J. C. Lou, “Memory characteristics of Co nanocrystal memory device with HfO2 as blocking oxide,” Appl. Phys. Lett., vol. 90, pp. 132102, 2007.
[7] D. U. Lee, M. S. Lee, J. H. Kim, E. K. Kim, H. M. Koo, W. J. Cho, and W. M.
Kim, “Floating gated silicon-on-insulator nonvolatile memory devices with Au nanoparticles embedded in SiO1.3N insulators by digital sputtering method,” Appl.
Phys. Lett., vol. 90, pp. 093514, 2007.
[8] H. C. You, T. H. Hsu, F. H. Ko, J. W. Huang, and T. F. Lei, “Hafnium Silicate Nanocrystal Memory Using Sol–Gel-Spin-Coating Method,” IEEE Electron Device Letters, vol. 27, no.8, pp. 644-646, 2006.
[9] F. H. Ko, H. C. You, and T. F. Lei, “Sol-gel-derived double-layered nanocrystal memory,” Appl. Phys. Lett., vol. 89, pp. 252111, 2006.
82
[10] U. Schubert, “Chemical Modification of Titanium Alkoxides for Sol-Gel Processing,” J. Mater. Chem., vol. 15, pp. 3701-3715, 2005.
[11] S. M. Sze and C.Y. Chang, “ULSI Technology,” McGraw-Hill, 1996.