Future Work

Two cascaded Σ∆ modulators have been described for broadband applications. Based on the analysis, simulation, and experiment results, several interesting issues can be further explored.

The first one would be to further extend the signal bandwidth of RMASH 2-1-11.5b, which

can be achieved by further lowering the OSR. In order to compensate the DR loss due to lower OSR, the order of RMASH 2-1-11.5b should be increase. Therefore, RMASH 2-2-11.5b

or RMASH 2-2-21.5b with OSR of 8 will be a good study case for this issue.

The second one would be to implement the proposed RMASH 2-0 and RMASH 2-2 with prototype chips. Since the key of proposed RMASH is to make the modulator oscillate, the experiment results should be studied to prove the capability of DR improvement of proposed RMASH.

Bibliography

[1] H. Inose, Y. Yasuda, and J. Murakami, “A Telemetering System by Code Modulation-Σ∆ Modulation,” IRE Transactions on Space Electronics and Telemetry, vol. 8, pp.

204–209, Sep. 1962.

[2] R. Schreier, “Understanding Delta-Sigma Data Converters,” John Wiley, Inc., New York, 2005.

[3] R. Schreier, “Delta-sigma modulators employing continuous-time circuitry,” IEEE Trans. on Circuits and Systems I, vol. 43, pp. 324–332, 1996.

[4] M. Ortmanns, F. Gerfers, and K. Manoli, “Fundamental limits of jitter insensitivity in discrete and continuous-time sigma delta modulators,” in IEEE Proc. ISCAS’03, vol.

1, pp. 1037–1040, May 2003.

[5] J.A. Cherry and W.M. Snelgrove, “Clock Jitter and Quantizer Metastability in Continuous-Time Delta-Sigma Modulators,” IEEE Trans. on Circuits and Systems II, vol. 46, pp. 661-676, June 1999.

[6] P. Benabes, A. Gauthier, and D. Billet, “A Methodology for Designing Continuous-Time Sigma-Delta Modulators,” IEEE Proc. European Design and Test, pp. 46–50, Mar. 1997.

[7] D. A. Johns and K. Martin, “Analog integrated circuit design,” John Wiley, Inc., New York, 1997.

[8] L.J. Breems, R. Rutten, and Wetzker, “A cascaded continuous-time Σ∆ Modulator with 67-dB dynamic range in 10-MHz bandwidth,” IEEE J. Solid-State Circuits, vol. 39, pp.

2152–2160, Dec. 2004.

[9] G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue, and E. Romani, “A 20-mW 640-MHz CMOS Continuous-Time Σ∆ ADC With 20-MHz Signal Bandwidth,

80-dB Dynamic Range and 12-bit ENOB,” IEEE J. Solid-State Circuits, vol. 41, pp.

2641–2649, Dec. 2006.

[10] S. Paton, A. Giandomenico, L. Hernandez, A. Wiesbauer, T. Potscher, and M. Clara,

“A 70-mW 300-MHz CMOS continuous-time Σ∆ ADC with 15-MHz bandwidth and 11 bits of resolution,” IEEE J. Solid-State Circuits, vol. 39, pp. 1056–1063, July. 2004.

[11] J.A. Cherry and W.M. Snelgrove, “Excess Loop Delay in Continuous-Time Delta-Sigma Modulators,” IEEE Trans. on Circuits and Systems II, vol. 46, pp. 376–389, April 1999.

[12] W. Gao, O. Shoaei and W.M. Snelgrove, “Excess Loop Delay Effects in Continuous-Time Delta-Sigma Modulators and the Compensation Solution,” in IEEE Proc. ISCAS’97, vol. 1, pp. 65-68, 1997.

[13] M. Ortmanns, F. Gerfers and Y. Manoli, “clock Jitter Insensitive Continuous-Time

∆Σ Modulators,” in IEEE Int. Conf. on Electronics, Circuits and Systems, vol. 2, pp.

1049–1052, 2001.

[14] H. Tao, L. Toth and J.M. Khoury, “Analysis of Timing Jitter in Bandpass Sigma-Delta Modulators,” IEEE Trans. on Circuits and Systems II, vol. 46, pp. 991–1001, Aug. 1999.

[15] O. Oliaei and H. Aboushady, “Jitter Effects in Continuous-Time Σ∆ Modulators with Delayed Return-to-Zero Feedback,” in IEEE Int. Conf. on Electronics, Circuits and Systems, vol. 1, pp. 351–354, Sept. 1998.

[16] K.-D. Chen, “Automatic Coefficients Synthesis and Circuit Implementation Techniques of High-Order Sigma-Delta Modulators,” Ph.D. dissertation, National Cheng Kung Uni-versity, Taiwan, R.O.C., 1999.

[17] R. Schreier, “THE DELTA-SIGMA TOOLBOX Version 7.1,” http://www.mathworks.

com/matlabcentral/fileexchange.

[18] R. Schreier, “An empirical study of higher-order single-bit delta-sigma modulators,”

IEEE Trans. on Circuits and Systems II, vol. 40, pp. 461.466, Aug. 1993.

[19] L. R. Carley, “A noise-shaping coder topology for 15+ bit converters,” IEEE J. Solid-State Circuits, vol. 24, pp. 267–273, April 1989.

[20] R. T. Baird and T. S. Fiez, “Linearity enhancement of multi-bit ∆ − Σ A/D and D/A converters using data weighted averaging,” IEEE Trans. on Circuits and Systems II, vol. 42, pp. 753–676, Dec. 1995.

[21] K.-D. Chen and T.-H. Kuo, “An improved technique for reducing baseband tones in sigma-delta modulators employing data weighted averaging algorithm without adding dither,” IEEE Trans. on Circuits and Systems II, vol. 46, pp. 63–68, Jan. 1999.

[22] A. A. Hamoui and K. W. Martin, “High-order multi-bit modulators and pseudo data-weighted-averaging in low-oversampling ∆Σ ADCs for broad-band applications,” IEEE Trans. on Circuits and Systems II, vol. 51, pp. 72–85, Jan. 2004.

[23] F. Chen and B. H. Leung, “A high resolution multi-bit sigma-delta modulator with individual level average,” IEEE J. Solid-State Circuits, vol. 30, pp. 453-460, April 1995.

[24] I. Galton, “Spectral shaping of circuit errors in digital-to-analog converters,” IEEE Trans. on Circuits and Systems II, vol. 44, pp. 808–817, Oct. 1997.

[25] M. Sarhang-Nejad and G. C. Temes, “A high-resolution multi-bit Σ∆ ADC with digital correction and relaxed amplifier requirements,” IEEE J. Solid-State Circuits, vol. 28, pp. 648–660, June 1993.

[26] M. C. Bouy, “Introduction to ADSL,” White Paper, NEXTEP Broadband and NEC Australia Pty Ltd., May 2001.

[27] “ADSL2 AND ADSL2plus - THE NEW ADSL STANDARDS,” White Paper, DSL FORUM, Mar. 2003.

[28] A. M. Marques, V. Peluso, M. S. J. Steyaert, and W. Sansen, “A 15-b resolution 2-MHz nyquist rate ADC in a 1-µm CMOS technology,” IEEE J. Solid-State Circuits, vol. 33, pp. 1065–1075, July 1998.

[29] Y. Geerts, A. M. Marques, M. S. J. Steyaert, and W. Sansen, “A 3.3- V, 15-bit, Delta-Sigma ADC with a signal bandwidth of 1.1 MHz for ADSL applications,” IEEE J.

Solid-State Circuits, vol. 34, pp. 927–936, July 1999.

[30] Y. Geerts, M. S. J. Steyaert, and W. Sansen, “A high-performance multi-bit ∆Σ CMOS ADC,” IEEE J. Solid-State Circuits, vol. 35, pp. 1829.1840, Dec. 2000.

[31] R. Jiang and T. S. Fiez, .A 14-bit Σ∆ ADC with 8x OSR and 4-MHz conversion bandwidth in a 0.18-µm CMOS process,. IEEE J. Solid-State Circuits, vol. 39, pp.

63–74, Jan. 2004.

[32] M. R. Miller and C. S. A. Petrie, “A multi-bit sigma-delta ADC for multimode re-ceivers,” IEEE J. Solid-State Circuits, vol. 38, pp. 475–482, Mar. 2003.

[33] T.-H. Kuo, K.-D. Chen, and H.-R. Yeng, “A wideband CMOS sigma-delta modulator with incremental data weighted averaging,” IEEE J. Solid-State Circuits, vol. 37, pp.

2–10, Jan. 2002.

[34] K. Vleugels, S. Rabii, and B. A. Wooley, “A 2.5-V sigma-delta modulator for broadband communications applications,” IEEE J. Solid-State Circuits, vol. 36, pp. 1887–1899, Dec. 2001.

[35] S. K. Gupta and V. Fong, “A-64mhz clock-rate Σ∆ ADC with 88-dB SNDR and 105-dB IM3 distortion at a 1.5-MHz signal frequency,” IEEE J. Solid-State Circuits, vol. 37, pp. 1653–1661, Dec. 2002.

[36] R. delRio, J. M. de la Rosa, B. Perez-Verdu, M. Delgado-Restituto, R. Dominguez-Castro, F. Medeiro, and A. Rodriguez-Vazquez, “Highly linear 2.5-V CMOS ∆Σ mod-ulator for ADSL+,” IEEE Trans. on Circuits and Systems I, vol. 51, pp. 47.62, Jan.

2004.

[37] R. Reutemann, P. Balmelli, and Q. Huang, “A 33mW 14b 2.5Msample/s ∆Σ A/D converter in 0.25-1m digital CMOS,” in ISSCC Digest of Technical Papers, pp. 316–

317, Feb. 2002,

[38] T.-H. Chang, L.-R. Dung, J.-Y. Guo, and K.-J. Yang, “A 2.5V, 14-bit, 180mW Cascaded Σ∆ ADC for ADSL2+ Application,” accepted by IEEE Journal of Solid-State Circuits.

[39] T.-H. Chang, L.-R. Dung, J.-Y. Guo, and K.-J. Yang, “A 2.5V, 14-bit, 180mW Cascaded Σ∆ ADC for ADSL2+ Applications,” IEEE Asian Solid-State Circuits Conference, pp.

59-62, Nov. 2006.

[40] K. Nam, S.-M. Lee, D. K. Su, and B. A. Wooley, “A low-voltage lowpower sigma-delta modulator for broadband analog-to-digital conversion,” IEEE J. Solid-State Circuits, vol. 40, pp. 1855–1864, Sep. 2005.

[41] P. Balmelli, “Broadband sigma-delta A/D converters,. Ph.D. dissertation,” Swiss Fed-eral Institute of Technology, Zurich, 2003.

[42] F. Medeiro, B. Perez-Verdu, J. M. Rosa, and A. Rodriguez-Vazquez, “Fourth-order cascade SC Σ∆ modulator: a comparative study,” IEEE Trans. on Circuits and Systems I, vol. 45, pp. 1041–1051, Oct. 1998.

[43] P. Malcovati, S. Brigati, F. Francesconi, F. Maloberti, P. Cusinato, and A. Baschirotto,

“Behavioral modeling of switched-capacitor sigma-delta modulators,” IEEE Trans. on Circuits and Systems I, vol. 50, pp. 352–364, Mar. 2003.

[44] J.H. Fischer, “Noise Sources and Calculation Techniques for Switched Capacitor Fil-ters,” IEEE J. of Solid State Circuits, vol.SC-17, Aug. 1982.

[45] N. E. Boser and B. A. Wooley, “The design of sigma-delta modulation analog-to-digital converters,” IEEE J. Solid-State Circuits, vol. 23, pp. 1298–1308, Dec. 1988.

[46] D. Ribner, R. Baertsch, S. Garverick, D. McGrath, J. Krisciunas, and T. Fujii, “A third-order multistage sigma-delta modulator with reduced sensitivity to nonidealities,” IEEE J. Solid-State Circuits, vol. 26, pp. 1764–1774, Dec. 1991.

[47] I. Fujimori, K. Koyama, D. Trager, F. Tam, and L. Longo, “A-5V single-chip delta-sigma audio A/D converter with 111 dB dynamic range,” IEEE J. Solid-State Circuits, vol. 32, pp. 329–336, Mar. 1997.

[48] G. Yin, F. O. Eynde, and W. Sansen, “A high-speed cmos comparator with 8-b resolu-tion,” IEEE J. Solid-State Circuits, vol. 27, Feb. 1992.

[49] P.C. Maulik, M.S. Chadha, W.L. Lee, and P.J. Crawley, “A 16-bit 250-kHz delta-sigma modulator and decimation filter,” IEEE J. Solid-State Circuits, vol. 35, pp. 458–467 April 2000.

[50] F. Goodenough, “Analog techniques of all varieties dominate isscc,” Electron. Design, vol. 44, pp. 96–111, Feb. 1996.

[51] J. Silva, U.-K. Moon, J. Steensgaard, and G. C. Temes, “Wideband lowdistortion delta-sigma ADC topology,” IEE Electron. Lett., vol. 37, pp. 737–738, Jun. 2001.

[52] P. Kiss, J. Silva, A. Wiesbauer, T. Sun, U.-K. Moon, J. T. Stonick, and G. C. Temes,

“Adaptive digital correction of analog errors in MASH ADCs. II. Correction using test-signal injection,” IEEE Trans. on Circuits and Systems II, vol. 47, pp. 629–638, July 2000.

[53] G. Cauwenberghs and G. Temes, “Adaptive digital correction of analog errors in MASH ADCs. I. Off-line and blind on-line calibration,” IEEE Trans. on Circuits and Systems II, vol. 47, pp. 621–628, July 2000.

[54] T.-H. Chang and L.-R. Dung, “Dynamic Range Improvement of Multistage Multibit Sigma-Delta Modulator for Low Oversampling Ratios,” IEICE Trans. on Fundamentals, vol. E88-A, no. 2, pp. 451-460, Feb. 2005.

[55] T.-H. Chang, L.-R. Dung, and J.-Y. Guo, “On reducing leakage quantization noise of multistage Σ∆ modulator using nonlinear oscillation,” IEEE International Symposium on circuits and systems. vol. 3, pp. 2555-2558, May 2005.

[56] S. R. Norsworthy, R. Schreier, and G. C. Temes, “Oversampling Delta-Sigma Data Converters Theory, Design and Simulation,” IEEE Press, New York, 1996.

[57] T.-H. Chang and L.-R. Dung, “Novel resonator-based multi-stage sigma-delta modulator for wideband applications with improved dynamic range,” IEE Electron. Lett., vol. 40, pp. 652–654, May 2004.

[58] J. H. McClellan, R. W. Schafer, and M. A. Yoder, “DSP First,” Prentice-Hall, 1998.

[59] T. C. Leslie and B. Singh, “An improved sigma-delta modulator architecture,” in IEEE Proc. ISCAS’90, vol. 1, pp. 372–375, May 1990.

[60] J. Markus and G.C. Temes, “An efficient Σ∆ ADC architecture for low oversampling ratios,” IEEE Trans. on Circuits and Systems I, vol.51, pp.63–71, Jan. 2004.

[61] W. Qin, B. Hu, and X. Ling, “Sigma-delta ADC with reduced sample rate multi-bit quantizer,” IEEE Trans. on Circuits and Systems II, vol. 46, pp. 824–828, June 1999.

[62] A. C. Davies, “Periodic non-linear oscillations from bandpass Σ∆ modulators,” in IEEE Proc. ISCAS’96, vol. 2, pp. 469–472, May 1996.

[63] F. Medeiro, B. Perez-Verdu, and A. Rodriguez-Vazquez, Top-Down Design of High-Performance Sigma-Delta Modulators. Boston MA: Kluwer, 1998.

Vita