Chapter 4 Conclusions and Recommendations for Future Works
4.2 Recommendations for Future Works
1) More HRTEM images to evidence nanocrystal formation and thickness variation of tunneling oxide and blocking oxide.
2) More physical analyses to quantitatively understand nanocrystal composition and interaction.
3) Advanced analyze methods can be measurement, such like charge pumping characteristics, migration of storage charges (vertical and lateral migration), activation energy.
4) Other oxides of Lanthanide series and high-κ materials can be try to form nanocrystals due to self-assemble characteristic.
5) Other manufacturing method can be try, such like deposition of high-κ material and SiO2 simutaneously.
References
[1] D. Kahan and S. M. Sze, “A floating gate and its application to memory devices”, Bell Syst. Tech, J., 46, 1288, 1967.
[2] Seiichi Aritome, “Advanced Flash memory technology and trends for files storage Application”, IEDM 2000, pp. 763-766.
[3] D. J. Jung, B, G, Jeon, and H. H. Kim, “Highly manufacturable 1T1C 4Mb FRAM with novel sensing scheme” IEDM 2000, pp. 279-282.
[4] “Advanced memory technology and architecture” short course, IEDM 2001.
[5] S. Lai and T. Lowrey, “OUM - A 180 nm nonvolatile memory cell element technology for stand alone and embedded applications”, IEDM 2000, pp. 36.5.1-36.5.4.
[6] Takuya Kitamura et al, “A low voltage operating Flash memory cell with high coupling ratio using horned floating gate with fine HSG”, pp. 104-105, 1998 Symposium on VLSI Technology.
[7] M. H. White, D. A. Adams, and J. Bu, “On the go with SONOS”, IEEE circuits &
devices, vol. 16, issue 4, pp. 22-31, July 2000.
[8] M. H. White, Y. Yang, A. Purwar, and M. L. French, “A low voltage SONOS nonvolatile semiconductor memory technology”, IEEE Components, Packaging, and Manufacturing Technology, Part A, vol. 20, issue 2, pp. 190-195, June 1997.
[9] J. K. Bu, M. H. White, “Design considerations in scaled SONOS nonvolatile memory devices”, Solid State Electronics, vol.45, pp. 113-120, Jan. 2001.
[10] S. Tiwari, F. Rana, K. Chan, H. Hanafi, C. Wei, and D. Buchanan, “Volatile and non-volatile memories in silicon with nano-crystal storage”, IEEE Int. Electron Devices Meeting Tech. Dig., 521, 1995.
[11] J. J. Welser, S. Tiwari, S. Rishton, K. Y. Lee, and Y. Lee, “Room temperature operation of a quantum-dot flash memory”, IEEE Electron Device Lett., 18, 278, 1997.
[12] Y. C. King, T. J. King, and C. Hu, “MOS memory using germanium nanocrystals formed by thermal oxidation of Si1-xGex”, IEEE Int. Electron Devices Meeting Tech. Dig., 115, 1998.
[13] H. I. Hanafi, S. Tiwari, and I. Khan, “Fast and long retention-time nanocrystal memory,”
IEEE Trans. Electron Devices, vol. 43, pp. 1553-1558, Sept. 1996.
[14] Y.-C. King, T.-J. King, and C. Hu, “Charge-trap memory device fabricated by oxidation of Si1-xGex,” IEEE Trans. Electron Devices, vol. 48, pp. 696-700, Apr. 2001.
[15] H. Aozasa, I. Fujiwara, A. Nakamura and Y. Komatsu, “Analysis of Carrier Traps in Si3N4 in Oxide/Nitride/Oxide for Metal/Oxide/Nitride/Oxide Silicon Nonvolatile Memory”, Japanese Journal of Applied Physics, vol.38, part 1, no.3A, pp. 1441-1447, 1999.
[16] Y. Yang and M. H. White, “Charge retention of scaled SONOS nonvolatile memory devices at elevated temperatures”, Solid State Electronics, vol.44, pp. 949-958, 2000.
[17] B. Eitan, P. Pavan, I. Bloom, E, Aloni, A. Fromer, and D. Finzi, “NROM: A novel localized trapping, 2-bit nonvolatile memory cell,” IEEE Electron Device Lett., vol. 21, pp. 543-545, Nov. 2000.
[18] Z. Liu, C. Lee, V. Narayanan, G. Pei, and E. C. Kan, “Nanocrystal memories with multibit-per-cell storage,” J. Solid-State Circuits, to be published.
[19] B. Eitan, R. Kazerounian, A. Roy, G. Crisenza, P. Cappelletti, and A. Modelli,
“Multilevel flash cells and their trade-offs,” in IEDM Tech. Dig., 1996, pp. 169-172.
[20] Y. King, “Thin dielectric technology and memory devices,” Ph.D. dissertation, Univ.
[21] H. Grabert and M. H. Devoret, Single Charge Tunneling: Coulomb Blockade Phenomena in Nanostructures. New York: Plenum, 1992.
[22] S. Tiwari, F. Rana, K. Chan, L. Shi, and H. Hanafi, “Single charge and confinement effects in nanocrystal memories,” Appl. Phys. Lett. Vol.69, pp. 1232-1234.
[23] I. Kim, S. Han, J. Lee, and H. Shin, “Room temperature single electron effects n a Si nano-crystal memory,” IEEE Electron Device Lett.
[24] Y. King, T. J. King, and C. Hu, “MOS memory using Germanium nanocrystals formed by therman oxidation of Si1-xGex,” in IEDM Tech. Dig., 1998, p. 115.
[25] R. Phba, N. Sugiyama, K. Uchida, J. Koga, and A. Toriumi, “Nonvolatile Si quantum memory with self-aligned doubly-stacked dots,” IEEE Trans. Electron Devices, vol.49, pp. 1392, 2002.
[26] Susanne Stemmer, Zhiqiang Chen, Carlos G. Levi, Patrick S. Lysaght, Brendan Foran, John A. Gisby, and Jeff R. Taylor, “Application of metastable phase diagrams to silicate thin films for alternative gate dielectircs,” Jpn. J. Appl. Phys., vol.42, pp. 3593-3597, 2003.
[27] M. L. Ostraat, J. W. De Blauwe, M. L. Green, L. D. Bell, M. L. Brongersma, J.
Casperson, R. C. Flagan, and H. A. Atwater, “Synthesis and characterization of aerosol silicon nanocrystal nonvolatile floating-gate memory devices,” Appl. Phys. Lett., vol. 79, pp. 433-435, 2001.
[28] T. S. Chen, K. H. Wu, H. Chung, and C. H. Kao, “Performance improvement of SONOS memory by bandgap engineer of charge-trapping layer,” IEEE Electron Device Lett., vol.
25, no. 4, pp. 205-207, Apr. 2002.
[29] “Test and test equipment” in The International Technology Roadmap for Semiconductors (ITRS), 2001, pp. 27-28.
[30] T. Sugizaki, M. Kobayashi, H. Minakata, M. Yamaguchi, Y. Tamura, Y. Sugiyama, H.
Tanaka, T. Nakaanishi, and Y. Nara, “New 2-bit/Tr MONOS type flash memory using Al2O3 as charge trapping layer,” in Proc. IEEE Non-Volatile Semiconductor Memory Workshop, Feb. 2003, pp. 60-61.
[31] Y. N. Tan, W. K. Chim, W. K. Choi, M. S. Joo, T. H. Ng, and B. J. Cho, “High-k HfAlO charge trapping layer in SONOS-type nonvolatile memory device for high speed operation,” in IEDM Tech. Dig., 2004, pp. 889-892.
[32] Barbara De Salvo, Gerard Ghibaudo, Georges Pananakakis, Gills Reimbold, Francois Mondond, Bernard Guillaumot,and Philippe Candelier, “Experimental and theoretical investigation of nonvolatile memory data-retention,” IEEE Trans. Electron Devices, vol.
46, no. 7, pp. 1518-1524, Jul., 1999.
[33] Yu-Hsien Lin, Chao-Hsin Chien, Ching-Tzung Lin, Ching-Wei Chen, Chun-Yen Chang, and Tan-Fu Lei, “High Performance Multi-bit Nonvolatile HfO2 Nanocrystal Memory Using Spinodal Phase Separation of Hafnium Silicate,” IEDM Technical Digest, pp.
1080-1082, Dec. 2004.
[34] Y. H. Lin, C. H. Chien, C. T. Lin, C. Y. Chang, and T. F. Lei, “High Performance Nonvolatile HfO2 Nanocrystal Memory,” IEEE Electron Device Lett., vol. 26, no. 3, pp.
154-156, Mar. 2005.
[35] T. Sugizaki, M. Kobayashi, M. Ishidao, H. Minakata, M. Yamaguchi, Y. Tamura, Y.
Sugiyama, T. Nakanishi, H. Tanaka, “Novel multi-bit SONOS type flash memory using a high-k charge trapping layer,” VLSI Technology, 2003. Digest of Technical Papers. 2003 Symposium, pp.27-28, June 2003.
[36] Van Houdt J. F., Wellekens D., Groeseneken G. and Maes H. E., “Investigation of the soft-write mechanism in source side injection flash EEPROM devices,” IEEE Electron
Device Lett., vol. 16, p. 181, 1995.
[37] G. D. Wilk, R. M. Wallace and J. M. Anthony, J. Appl. Phys. Vol. 89, p. 5243, 2001.
[38] P. K. Roy and I. C. Kizilyalli, Appl. Phys. Lett., vol. 72, p. 2835, 1998.
[39] M. Copel, M. A. Gribelyuk and E. Gusev, Appl. Phys. Lett., vol. 76, pp. 436, 2000.
[40] B. H. Lee, L. Kang, R. Nieh, W. J. Qi and J. C. Lee, Appl. Phys. Lett., vol. 76, pp. 1926, 2000.
[41] R. B. van Dover, Appl. Phys. Lett., vol. 74, pp. 3041, 1999.
[42] A. E. Lee, C. E. Platt, J. F. Burch, R. W. Simon, J. P. Goral and M. M. Al-Jassim, Appl.
Phys. Lett., vol. 57, pp.2019, 1990.