Chapter 2 Design of Current-Reused LNA for UWB
2.6 Chip implementation and simulated results
2.6.2 Simulated results
The chip size of the proposed LNA is 0.9690.895mm and it is fabricated using TSMC 2 0.18 m mixed-signal/RF CMOS 1P6M technology. The total consumption is 17.758mW with bias voltage source of 1.0V and 1.2V. The simulated result of the input return loss (S11) and the output return loss (S22) in Fig2.13 and Fig2.14 is lower than -10 dB, respectively. The gain (S21) in Fig2.15 is 13dB~14.3dB over 3.1 ~10.6 GHz. The noise figure (NF) performance is shown in Fig.2.17. The simulated NF has maximum 4.65dB and minimum 3.34dB. The simulated input-referred third-order intercept point (IIP3) at three frequency points are shown in Fig.2.18 (a) ~ (c). The simulated IIP3 shows -9dB at 3.1GHz, -7dB at 6.8GHz, -6.2dB at 10.6GHz. The simulated input-referred 1dB compression point (P1dB) are
shown in Fig.2.19 (a) ~ (c). The simulated P1dB shows -23.4dB at 3.1GHz, -21.2dB at 6.8GHz, -20.3dB at 10.6GHz. The performance summary is listed in table 2.1.
The performances of the proposed UWB LNA are compared with other works for UWB band listed in Table2.2.
Fig.2.13 Simulated result of S11
-18-
Fig.2.15 Simulated result of S21
Fig.2.16 Simulated result of S12
Fig.2.17 Simulated result of NF
(a)
(b)
(c)
Fig.2.18 Simulated results of IIP3 at (a) 3.1GHz. (b) 6.8GHz. (c) 10.6GHz.
(a)
(b)
(c)
Fig2.19 Simulated results of P1dB at (a) 3.1GHz. (b) 6.8GHz. (c) 10.6GHz
Specification Post Simulated Input Return Loss (dB) -20.9 ~ -10.9
Output Return Loss (dB) -17.4 ~ -11.1
Gain (dB) 13 ~ 14.3
Isolation (dB) -34.7 ~ -80.0
IIP3 (dB) -9 ~ -6.2
P1dB (dB) -23.4 ~ -20.3
NF (dB) 3.34 ~ 4.65
V (V) dd 1.0V
Power Consumption 17.75mW
Table 2.1 Performance summary of the proposed LNA
Table 2.2 Comparison of UWB LNA
Chapter 3
9−26GHz Wideband CMOS LNA Design 3.1 Introduction
Square Kilometer Array (SKA) is one the most advanced radio telescope technology. Its observation and operation frequencies are 100MHz - 25GHz. The Square Kilometre Array (SKA) is a radio telescope in development which will have a total collecting area of approximately one square kilometre. It will operate over a wide range of frequencies and its size will make it 50 times more sensitive than any other radio instrument. By utilizing advanced processing technology it will be able to survey the sky more than ten thousand times faster than ever before.In the outer space communication aspect, in NASA Space Communication and Navigation Architecture Recommendations for in 2005-2030 of Space Communication Architecture Working Group (SCAWG) has the very clear introduction to the future outer space communication construction[14]. It divides SCA into approximately four regions : earth, moon, mars vicinity and deep space. And it uses the frequency of UHF, S, L, K, Ku and Ka frequency bands. For example, Ground-based Earth Element to Near-Earth Relay Element is use 13 ~ 15 GHz and Launch Vehicles、Earth Orbital User、Lunar Surface and Orbital User is use 22 ~ 27 GHz. Therefore, that is the reason we chose 9 – 25 GHz frequency band to design LNA. The table.3.1 shows the used frequency band of the applications.
Application Frequency Band
Astronomy SKA 100MHz – 25GHz
Military EW / ECM 9 – 26 GHz
Satellite Communication Lower Ka-band 17.7 – 21.2 GHz Space Communication Ground to Space 13 – 15 GHz Space Communication Space to space 22 – 27 GHz
Table.3.1 The used frequency band of the applications
3.2 The principles of narrowband LNA
Fig.3.1 (a) The input part of a typical narrowband LNA Fig.3.1 (b) The small signal equivalent circuit
The input part of a typical narrowband LNA is shown as Fig.3.1 (a). The inductor L is g added for the simultaneous input matching and low NF [15]. Fig.3.1 (b) shows the small signal equivalent circuit for the input part of the narrowband LNA, where C is the gs gate-source capacitance of the transistor M1. The input impedance of the narrowband LNA
can be represented as T S frequency of M1. The reactive element can be designed to resonate at the interest frequency such that Z becomes a real value with in wTLS being to R . Therefore, we can match the S input impedance to 50 .
3.3 Architecture
The schematic of the proposed LNA is shown in Fug.2.2. This circuit uses two bias voltage sources of V and dd V . It employs five-stage common source cascade architecture to g enhance the gain. The inductors which are inserted between each stage are to boost the gain and to match the circuit. The capacitances which are inserted between each stage are to block DC signal and to match the circuit, too.
Fig.3.2 The schematic of the proposed LNA
3.4 Design Considerations
Fig.3.3 The overall input matching small signal equivalent circuit
The overall input matching small signal equivalent circuit is shown in Fig.2.2.
According to the novel wideband feedback mechanism proposed by [13].CL and RL are the parasitic capacitance and resistance which is contributed from the next stage. The capacitor CL dominates at low frequency and the resistor RL dominates at high frequency. Therefore, the wideband circuit can be divided into two parts. The LNA input equivalent circuit at high frequency is shown in Fig.2.6
Fig.3.4. Input small signal equivalent circuit at high frequency
While we assume that WL <<S WCgs
1 , WL <<S R and we can find the input L
impedance can be expression as following equation where
]
Fig.3.5. Input small signal equivalent circuit at low frequency
The LNA input equivalent circuit at low frequency is shown in Fig.2.3. In order to analysis the input impedance, we apart this circuit into two branches. Therefore, we can find the input impedance is Z =in
Y Z
1. (3-4)Y = 1 ) 1
Fig.3.6 and Fig3.7 shows the simulated input reflection coefficients (S11) and the simulated output reflection coefficients (S22), respectively. As can be seen, the curve is near by the center of the Smith chart when frequency increases from 9GHz to 26GHz. In other words, this design can achieve wideband input matching successfully.
Fig 3.6 Simulated input reflection coefficients
Fig 3.7 Simulated output reflection coefficients
Insert the power trace into layer2 and layer 4 ground rings. It will be equal an inductance to avoid signals feedback as Fig3.8 shows.
Fig.3.8 The power line of the proposed LNA
In order to achieve high gain, we use five-stage common source cascade architecture.
Therefore, the RF signal can be amplified by five common source amplifiers.
Unlike other complex LC matching network, this proposed LNA uses only one inductor in the input stage. Therefore, the proposed LNA will achieve low noise figure over the frequency band of interest.
3.5 Chip implementation and simulated result
The chip size is 0.974 X 1.294 (mm ) and is fabricated on TSMC 0.18 2 m mixed-signal/RF CMOS 1P6M technology as shown in Fig.3.9. Complete simulated results were simulated by ADS momentum. We will present two different biases voltages condition. The total power consumption is 100 mW at Vg 0.8V , Vd 2.0V and the other one is 64.8 mW at
V
Vg 0.8 , Vd 1.4V . The total performance summary will show in table3.2 and table3.3, respectively.
Fig.3.9 Chip layout of the UWB LNA
3.5.1
When Vg 0.8V and Vd 2.0V :The simulated result of the input return loss (S11) and the output return loss (S22) in Fig.3.10 and Fig.3.11 is lower than -10 dB, respectively. The gain (S21) in Fig.3.12 is 20dB~21.2dB over 9 ~ 26GHz. The maxi mum variation of power gain is about 1dB.
The noise figure is between 2.4dB ~ 5.4dB as shown in Fig.3.14.The simulated input-referred third-order intercept point (IIP3) at three frequency points are shown in Fig.3.15 (a) ~ (c). The simulated IIP3 shows -17dB at 9 GHz, -11dB at 18 GHz, -8dB at 26 GHz. Fig.3.16 presents stable factor K, Mu, and B. When Mu > 1, K >1, and B >0, the proposed circuit will be unconditional stable. The performance summary is listed in table 3.2.
Fig.3.10 Simulated result of S11
Fig.3.11 Simulated result of S22
Fig.3.12 Simulated result of S21
Fig.3.13 Simulated result of S12
Fig.3.14 Simulated result of NF
Fig.3.15 Simulated results of IIP3 at (a) 9 GHz.
Fig.3.15 Simulated results of IIP3 at (b) 18 GHz.
Fig.3.15 Simulated results of IIP3 at (c) 26 GHz.
-36
Fig.3.16 Simulated result of Stability (K: Dot line; Mu: Solid line; Thin line)
Specification Post Simulated
Input Return Loss (dB) -10.4 ~ -29.9 Output Return Loss (dB) -10.0 ~ -18.9
Gain (dB) 20 ~ 21.2
Isolation (dB) -68.5 ~ -91.1
IIP3 (dB) -17 ~ -8
Max. NF (dB) 5.4
Min. NF (dB) 2.4
V dd 2.0V
Power Consumption 100 mW
Table3.2 Performance summary of the proposed LNA
3.5.2
When Vg 0.8V and Vd 1.4V :The simulated result of the input return loss (S11) and the output return loss (S22) in Fig.3.16 and Fig.3.17 is lower than -10 dB, respectively. The gain (S21) in Fig.3.18 is 17.8dB~18.3dB over 9 ~ 26GHz. The maximum variation of power gain is less than 1dB. The noise figure is between 2.7dB ~ 5.8dB as shown in Fig.3.20. The simulated input-referred third-order intercept point (IIP3) at three frequency points are shown in Fig.3.21 (a) ~ (c). The simulated IIP3 shows -16dB at 9 GHz, -10dB at 18 GHz, -9dB at 26 GHz. Fig.3.22 presents stable factor K, Mu, and B. When Mu > 1, K >1, and B >0, the proposed circuit will be unconditional stable. The performance summary is listed in table 3.3.
Fig.3.17Simulated result of S11
-38
Fig.3.18Simulated result of S22
Fig.3.19Simulated result of S21
-39
Fig.3.20imulated result of S12
Fig.3.21Simulated result of NF
-40-
Fig.3.22Simulated results of IIP3 at (a) 9 GHz.
Fig.3.22Simulated results of IIP3 at (b) 18 GHz.
Fig.3.22Simulated results of IIP3 at (c) 26 GHz.
Fig.3.23Simulated result of Stability (K: Dot line; Mu: Solid line; Thin line)
Specification Post Simulated Input Return Loss (dB) -10.3 ~ -36.4
Output Return Loss (dB) -10.6 ~ -19.9
Gain (dB) 17.8 ~ 18.3
Isolation (dB) -65.7 ~ -89.6
IIP3 (dB) -16 ~ -9
Max. NF (dB) 5.8
Min. NF (dB) 2.7
V dd 1.4V
Power Consumption 64.8 mW
Table3.3 Performance summary of the proposed LNA
-43
Chapter 4
Conclusion and Future Work
4.1 Conclusion and Future Work
This thesis contains two studies: the low noise amplifier with current reused topology, and the 9 – 26GHz CMOS ultra-wideband low noise amplifier. For the first circuit, the LC ladder current reused configuration is used as input matching with low voltage. The current reused configuration can be considered as two-stage casade amplifier. Therefore, the RF signal can be amplified twice by this co-current structure to achieve high gain. The simulated result shows the good input and output matching will be achieved and maximum 14.3dB power gain is attained. The simulated noise figure is between 3.134 ~ 4.65dB within the wideband.
For the second circuit, we propose a 9 - 26 GHz wide band 0.18μm MOS low noise amplifier.
It is five-stage cascade circuit topology and match input impedance by output RC loading and source inductance. This amplifier achieves a 20.6 ± 0.5 dB power gain, 2.4 ~ 5.4dB noise figure, and good input、output matching at Vg 0.8V and Vd 2.0V . Indeed, the other
bias voltage condition Vg 0.8V and Vd 1.4V , this amplifier achieves a 18 ± 0.2 dB power gain, 2.7 ~ 5.8dB noise figure, and good input、output matching .Obviously, the design of this circuit can tolerate the large variation of bias voltage. The result indicates that the amplifier has lower noise figure by using output RC loading and source inductance to match impedance, and standard 0.18μm MOS process can work for millimeter-wave wideband applications.
References
[1] WPAN High Rate Alternative PHY Task Group 3a (TG3a), IEEE 802.15, 2007 [Online].
Available: http://www.ieee802.org/15/pub/TG3a.html
[2] G. R. Aiello and G. D. Rogerson, “Ultra-wideband wirelesssystems,” IEEE Microwave Mag., vol. 4, pp. 36-47, June2003.
[3] S. Roy, J. R. Foerster, V. S. Somayazulu, and D. G. Leeper,“Ultrawideband radio design:
the promise of high-speed,shortrange wireless connectivity,” Proc. IEEE, vol. 92, pp.295-311, Feb. 2004.
[4] Chang-Tsung Fu and Chien-Nan Kuo "3-11-GHz CMOS UWB LNA Using Dual Feedback forBroadband Matching", IEEE RadioFrequency Integrated Circuit (RFIC 2006), pp.384-385, San Franscisco, USA.
[5] Michael T. Reiha, John R. Long and John J. Pekarik, "A 1.2 V Reactive-Feedback 3.1-10.6 GHz Ultrawideband Low-Noise Amplifier in 0.13 lum CMOS", IEEE RadioFrequency Integrated Circuit (RFIC 2006), pp.384-385, San Franscisco, USA.
[6] Andrea Bevilacqua, and Ali M. Niknejad, " An Ultrawideband CMOS low-noise amplifier for 3.1-10.6GHz Wireless Receivers, " IEEE Journal of Solid-State Circuits, Vol. 39, No. 12, December 2004.
[7] C-W. Kim, M.-S. Kang, P. T. Anh, M.-T. Kim, and S.-G. Lee, " An ultra-wide-band CMOS low noise amplifier for 3-5 GHz UWB system, " IEEE J. Solid-State Circuits, vol.40, no.2,pp.544-547,Feb.2005.
[8] Kuan-Hung Chen and Chorng-Kuang Wang, " A 3.4-10.6 GHz CMOS Cascaded Two-stage Distributed Amplifier for Ultra-Wideband Application, " IEEE Asia-Pacific Conference,pp296-299,Aug.2004.
[9] T. Taris, Y. Deval, J.B. Begueret, "Current reuse CMOS LNA for UWB applications,"
Solid-State Circuits Conference, 2008. ESSCIRC 2008. 34th European, p.294-297,Sept.2008.
[10] H. L. Kao, Albert Chinb, K. C. Chang, and S. P. McAlisterc, "A low-power current-reuse LNA for ultra-wideband wireless receivers from 3.1-10.6 GHz,"Silicon Monolithic Integrated Circuit in RF System, pp.257-260, Jan. 2007.
[11] M. T. Reiha, and J.R. Long, "A 1.2 V reactive-feedback 3.1-10.6 GHz low-noise amplifier in 0.13 um CMOS," IEEE Journal of Solid-State Circuits, vol. 42, no. 5, pp.1023-1033, May 2007.
[12] A. Ismail and A.A. Abidi, "A 3– 10-GHz low-noise amplifier with LC-ladder matching network" IEEE J. Solid-State Circuits, vol.39, no.12, pp.2269– 2277, 2004.
[13] Robert Hu, " Wide-Band Matched LNA Design Using Transistor’ s Intrinsic Gate-Drain Capacitor, " IEEE Transactions On Microwave Theory and Technology, Vol.54, No.3. March 2006.
[14] Space Communication Architecture Working Group (SCAWG), "NASA Space Communication and Navigation Architecture Recommendations for 2005-2030"
[15] T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits. Cambridge, U.K.:Cambridge Univ. Press, 1998.
[16] J.-H. Lee, C.-C. Chen, and Y.-S. Lin., “0.18um 3.1–10.6 GHz CMOS UWB LNA with 11.4 ± 0.4 dB gain and 100.7 ±17.4 ps group delay,” ELECTRONICS LETTERS, vol.43, no.
24, 22 Nov. 2007.
[17] Liao, C.F. and Liu, S.I., “A broadband noise-canceling CMOS LNA for 3.1-10.6-GHz UWB receiver,” Proc. IEEE Custom Integrated Circuits Conf., pp. 161–164. 2005.
[18] H.-Y. Yang, Y.-S. Lin, and C.-C. Chen, “ 2.5 dB NF 3.1–10.6 GHz CMOS UWB LNA with small group-delay variation,” ELECTRONICS LETTERS, vol.44, no.8, 10 Apr. 2008.
[19] Li, Q., Zhang, Y.P., and Chang, J.S., “An inductorless low-noise amplifier with noise cancellation for UWB receiver front-end,” Proc. IEEE Asian Solid-State Circuits Conf. pp.
267–270, 2006.
Vita
姓名:林宗廷 學歷:
私立長榮高級中學 (87年9月~90年6月)
私立中原大學電子工程學系 (90年9月~94年6月) 國立交通大學電信工程學系 (96年9月~98年6月)