• 沒有找到結果。

第五章 結論與未來展望

5.2 未來展望

本研究利用田口法優化HfAlO薄膜,其結果藉由電性與物性量測結果分

析相符,所以亦可將此改良式的實驗設計方法推廣至更多的種類之薄膜材料 品質特性優化,期許達到很有效率地找出較佳的參數組合之品質特性。

參考文獻

[1] G. Taguchi, “Taguchi methods in LSI fabrication process”, proceedings of IEEE International Workshop on Statistical Methodology, 2001. pp.1-6.

[2] D. Clausing, “Taguchi methods to improve the development process”, Proceedings of IEEE International Conference on Communications, 1988, pp.826-832.

[3] 李輝煌,”田口方法品質設計的原理與實務”,高立圖書有限公司出版,

2011.

[4] S. Stoica, “Robust test methods applied to functional design verification”, Proceedings of the International Test Conference, 2008, pp. 848 –857.

[5] M. Severgnini, L. Pattini, C. Consolandi, E. Rizzi, C. Battaglia, G. D. Bellis, and S. Cerutti, “Application of the Taguchi method to the analysis of the deposition step in microarray production”, Journal of IEEE Transactions on NanoBioscience, vol. 5, pp. 164 –172, 2006.

[6] T. Cahyadi, P. Y. Tan, M. T. Ng, T. Yeo, J. J. Boh, and B. Fun, “The use of Taguchi method for process design of experiment to resolve gate oxide integrity issue”, Proceedings of IEEE International Integrated Reliability Workshop, pp.

128 – 131, 2009.

[7] J. Bardeen and W. H. Brattrain, “A semi-conductor triode”, Physical Review 74, 230, 1948.

[8] W. Shockley, “The theory of p-n junction in semiconductors and p-n junction transistors”, Bell System Technical Journal 28, 435, 1949.

[9] S. M. Sze and K. K. Ng, Physics of Semiconductor Devices, 3rd ed., Wiley, New York , 2007.

[10] W. G. Pfann and C. G. B. Garrett, “Semiconductor varactors using surface space-charge layers”, Proc. IRE 47, 2011, 1959.

[11] S. M. Sze and K. K. Ng, Physics of Semiconductor Devices, 3rd ed., Wiley, New York, 2007.

[12] 劉傳璽、陳進來,”半導體物理元件與製程-理論與實務”,五南文化出版社,

2006.

[13] B. E. Deal, M. Sklar, A. S. Grove, and E. H. Snow, “Characteristics of the

surface-state charge of thermally oxidized silicon”, Journal of The Electrochemical Society 114, 266, 1967..

[14] D. A. Buchanan, “Scaling the gate dielectric: Materials, integration, and reliability”, IBM J. Res. Dev. 43, 245, 1999.

[15] G. E. Moore, The Experts Look Ahead 38, 8, 1965.

[16] G. D. Wilk, R. M. Wallace, and J. M. Anthony, “High-k gate dielectrics: current status and materials properties considerations”, Journal of Applied Physics 89, 5243, 2001.

[17] H. S. Momose, M. Ono, T. Yoshitomi, T. Ohguro, S. Nakamura, M. Saito, and H.

Iwai, “1.5 nm direct-tunneling gate oxide Si MOSFET’s”, IEEE Transactions On Electron Devices 43, 1233, 1996.

[18] C. H. Choi, K. H. Oh, J. S. Goo, Z. Yu, and R. W. Dutton, “Direct tunneling current model for circuit simulation”, IEDM Technical Digest, 735, 1999.

[19] G. D. Wilk, R. M. Wallace, and J. M. Anthony, “High-k gate dielectrics: current status and materials properties considerations”, Journal of Applied Physics 89, 5243, 2001.

[20] F. C. Chiu, S. K. Fan, K. C. Tai, and J. Y. Lee,” Electrical characterization of tunnel insulator in metal insulator tunnel transistors fabricated by atomic force microscope”, Applied Physics Letters 87, 243506-1, 2005.

[21] S. Pan, S. J. Ding, Y. Huang, Y. J. Huang, D. W. Zhang, L. K. Wang, and R. Liu,

“High-temperature conduction behaviors of HfO2 /TaN-based metal-insulator-metal capacitors”, Journal of Applied Physics 102, 073706-1 , 2007.

[22] C. H. Liu, H. W. Chen, S. Y. Chen, H. S. Huang, and L. W. Cheng, ”Current conduction of 0.72 nm equivalent-oxide-thickness LaO/HfO2 stacked gate dielectrics”, Applied Physics Letters 95, 012103, 2009.

[23] Y. Li, J. Zhu, H.Liu, and Z. Liu, “Fabrication and characterization of Zr-rich Zr-aluminate films for high-k gate dielectric applications”, Microelectronic Engineering 83, 1908, 2006.

[24] P. W. Peacock and J. Robertson, “Behavior of hydrogen in high dielectric constant oxide gate insulators”, Applied Physics Letters 83, 2025, 2003.

[25] J. Robertson, “Electronic structure and band offsets of high-dielectric-constant gate oxides”, Materials Research Society 27, 217, 2002.

[26] W. J. Qi, R. Nieh, B. H. Lee, L. Kang, Y. Jeon, and J. C. Lee, “Electrical and reliability characteristics of ZrO2 deposited directlyon Si for gate dielectric application”, Applied Surface Science 77, 3269, 2000.

[27] R. Mahapatra, G. S. Kar, C. B. Samantaray, A. Dhar, D. Bhattacharya, and S. K.

Ray, “ZrO2 as a high-k dielectric for strained SiGe MOS devices”, Bulletin of Materials Science 25, 455, 2002.

[28] J. McPherson, J. Kim, A. Shanware, H. Mogul, and J. Rodriguez, “Proposed universal relationship between dielectric breakdown and dielectric constant”, IEDM Tech. Digest, Digest, 633, 2002.

[29] P. M. Abdala, M. C. A. Fantini, A. F. Craievich, and D. G. Lamas,” Crystallite size-dependent phases in nanocrystalline ZrO2-Sc2O3”, Phys. Chem, Chem. Phys.

12, 2822, 2010.

[30] N. L. Zhang, Z. T. Song, Q. Wan, Wan, Q. W. Shen, and C. L. Lin “ Interfacial and microstructural properties of zirconium oxide thin films prepared directly on silicon”, Appl. Sur. Sci. 202, 126, 2002.

[31] M. Gutowski, J. E. Jaffe, C. L. Liu, M. Stoker, R. I. Hegde, R. S. Rai, and P. J Tobin, “Thermodynamic stability of high-k dielectric metal oxides ZrO2 and HfO2

in contact with Si and SiO2”, Appl. Phys. Lett. 80,1897, 2002.

[32] H. S. Choi, K. S. Seol, D. Y. Kim, and J. S. Kwak, “Thermal treatment effects on interfacial layer formation between ZrO2 thin films and Si substrates”, Vacuum 80, 310, 2005.

[33] Y. H. Wu, L.L. Chen, W. C. Chen, C. C. Lin, M. L. Wu, Jia-Rong Wu, “ MOS devices with tetragonal ZrO2 as gate dielectric formed by annealing ZrO2/Ge/ZrO2 laminate”, Microelectronic Engineering, 88, pp.1361-pp1364, 2011.

[34] G. He, Q. Fang, M. Liu, L. Q. Zhu, and L. D. Zhang, “The structural and interfacial properties of HfO2/Si by the plasma oxidation of sputtered metallic Hf thin films”, J. Cryst. Groth 268, 155, 2004.

[35] L. Kang, B. H. Lee, W. J. Qi, Y. Jeon, R. Nieh, S. Gopalan, K. Onishi, and J. C.

Lee, “Electrical characteristics of highly reliable ultrathin hafnium oxide gate dielectric”, IEEE Electron Device Letters 21, 181, 2000.

[36] W. Zhu, T. P. Ma, T. Tamagawa, Y.Di, J. Kim, R. Carmthers, M. Gibson, and T.

Furukawa, “HfO2 and HfAlO for CMOS: thermal stability and current transport”, IEDM Technical Digest, 463, 2001.

[37] 白目靖寬、吉田貞史,”薄膜工程學”,全華科技圖書股份有限公司,2006。

自 傳

黃易寒,臺灣桃園人,2009年九月進入台灣師範大學就讀研究所,很榮幸能跟隨 王偉彥教授與劉傳璽教授從事半導體方面的研究。指導老師們自由開放的研究氣 氛讓我很徹底的了解與感受到獨立自主研究精神的重要性,因為唯有自己學會如 何釣魚的方法才是長久之計,所以受到此風氣的感召,獲益非淺,最後也不辜負 老師們的辛苦栽培與指導,順利完成學業。

學 術 成 就

Y. H. Huang, Y. L. Chen, J. Y. Chen, W. Y. Wang, and C. H. Liu “Development and Verification of PSO (Particle Swarm Optimization) Integrated with Taguchi Method ”, Proceedings of the SIRCon 2011, International conference on Service and Interactive Robotics, 2011, pp36-pp40.

相關文件