• 沒有找到結果。

Measurement results and comparison

Measurement Result- Figure 2.6.1 shows the layout of the proposed QVCO fabricated in TSMC 0.18 μm RF CMOS 1P6M process. The chip sizes are 0.61 x 1.115 mm2. According to Fig. 2.6.3, the output frequency tuning range of the fabricated QVCO is 1.3-GHz ranging from 9.1 GHz to 10.4 GHz from the center frequency of 10.09 GHz at Vctrl which is 1.5V. Fig.2.6.2 (a) shows the phase noise of -115.7dBc/Hz at 1MHz offset at frequency 10.38GHz. The core current consumed 2.48mA from a 1.5V supply. The figure-of merit (FOM) characteristic is expressed as

( )

Here, fo is the oscillation frequency of the VCO, fΔ is the offset frequency, and Psupply

is the power consumption. In order to compare with the recent published papers, the power-frequency-normalized figure of merit (FOM) is calculated. According to Table 1, the performance of the proposed QVCO is an excellent one for low-power topology compared with the reported results in the literature. FOM of the proposed QVCO is 190 db.

(b)

Fig 2.5.1 phase noise of the proposed QVCO

Fig 2.5.2 the power spectrum of the proposed QVCO.

Fig 2.5.3 the tuning rang of the proposed QVCO.

Chapter 3 Conclusions and Future Work

3.1 Conclusions

A low-power quadrature voltage-controlled oscillator using source injection parallel coupling (SIPC) technique and switching current source is demonstrated. This VCO adopts a cross-coupled negative-gm configuration since the structure offers higher trans-conductance for a given current, which results in fast switching of the cross-coupled pair. The advantage of switching current source technique can lower the power dissipation. Although power consumption can be decreased compared to the conventional QVCO topologies, it will increase the phase noise due to stacking switching transistors in series like a cascade. We also use the source injection coupling to improve the phase noise. Additionally, because of less coupling transistors used, the capacitance coupling can also lower the power dissipation. Based on measurement results, the power consumption of the core current is only 2.48mA. The measured phase noise, power consumption and carrier frequency is close to simulated.

Table 3-1 Comparison and Discussion

[1] Jong-Phil Hong, Seok-Ju Yun, Nam-Jin Oh, and Sang-Gug Lee,” A 2.2-mW Backgate Coupled LC Quadrature VCO With Current Reused Structure” IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, VOL. 17, NO. 4, APRIL 2007

[2}Chan-Young Jeong, and Changsik Yoo,“5-GHz Low-Phase Noise CMOS

Quadrature VCO”, IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, VOL. 16, NO. 11, NOVEMBR 2006

[3]Sangsoo Ko, Jeong-Geun Kim, Taeksang Song, Euisik Yoon, and Songcheol Hong,

“K- and Q-Bands CMOS Frequency Sources With X-Band Quadrature VCO”, IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 53, NO. 9, SEPTEMBER 2005

[4]Shenggao Li,Issy Kipnis,Mohammed Ismail,“A 10-GHz CMOS quadrature LC-VCO for multirate optical applications”,IEEE Journal of Solid-State Circuits, Octorber 2003.

-190.

Reference

[1] B. Razavi,“A 1.8V GHz CMOS voltage-controlled oscillator,” IEEE Int. Solid-State Circuit Conf. (ISSC) Dig. Tech. Papers, San Francisco, CA, pp.388-389, Feb.1997.

[2] Wang, C. S., S. W. Kao and P. C. Huang, “A low phase noise wide tuning range CMOS quadrature VCO using cascade topology,” IEEE Asia-Pacific Conference on Advanced System Integrated Circuits, pp. 138-141, August 2004

[3] Vancorenland, P. Steyaert, M.“A 1.57GHz fully integrated very low phase noise quadrature VCO,” VLSI Circuits, 2001.Digest of Technical Paper. 2001 Symposium on, pp. 111–114.

[4] J. Cabanillas et al, “A900 MHz low phase noise CMOS quadrature oscillator,” Proc.

IEEE Radio Frequency Integrated Circuits Symp, pp. 63-66, Jun. 2002.

[5] L. Sander, J. Gierkink et al, “A Low phase noise 5 GHz CMOS quadrature VCO using superharmonic coupling.” IEEE Journal of Solid State Circuit, vol. 38, no. 7, Jul. 2003.

[6] D. baek, T. Song E. Yoon, and S. Hong, “8-GHz CMOS quadrature VCO using

transformer-based LC tank,” IEEE Microwave and Wireless Component Letters, vol. no.

10. pp. 446-448, October 2003.

[7] Sangsoo Ko, Jeong-Genu Kim, Tasksang Song, Euisik Yoon, “K- and Q-Bands CMOS Frequency sources With X-Band Quadrature VCO,” IEEE Transactions on Microwave and Techniques, vol. 53, no. 9, Sep. 2005.

[8] A. Rofougaran, J. Rael, M. Rofougaran and A. Abidi “ A 900 MHz CMOS LC-oscillator with quadrature outputs,” IEEE JSSCC Dig. Tech. Papers, pp. 392-393, February 1996.

[9] P. Andreani “A low-phase-noise, low-phase-error 1.8GHz quadrature CMOS VCO,”

IEEE JSSCC Dig. Tech. Papers, pp. 290-291, February 1996.

[10] Nam-Jim Oh and Sang-Gug Lee “Current Reused LC VCOs,” IEEE Microwave and Wireless Component Letters, vol. 15 no. 11. November 2005.

[11] Hye-Ryoung Kim, Choong-Yul Cha, Seung-Min Oh, Moon-su Yang and Sang-Gun Lee

[12] Hyunchol Shin; Zhiwei Xu; Chang, M.F “A1.8-V 6/9-GHz switchable dual-band quadrature LC VCO in SiGe BiCMOS technology” 2-4 June 2002 Page(s):71 - 74 Digital Object Identifier 10.1109/RFIC.2002.1011513

[13] Shenggao Li,Issy Kipnis,Mohammed Ismail,“A 10-GHz CMOS quadrature LC-VCO for multirate optical applications”,IEEE Journal of Solid-State Circuits, Octorber 2003. pp.

1626-1634.

[14] N. Fong, J. Plouchart, N. Zamdmer, D. Liu, L. Wagner, C. plett and N. Tarr, “Design of wide-band CMOS VCO for multiband wireless LAN applications” IEEE J. Solid-State Circuits, vol. 38, no. 8, pp. 1333-1342, Aug. 2003.

[15] P. Andreani, “A low-phase-noise, low-phase-error 1.8GHz Quadrature CMOS VCO.”

IEEE ISSCC Dig. Tech. Papers, pp. 290-291, February 2002.

[16] S. D’ Souza, L.-M, Hwang, M. Matloubian, S. Martin, P. Sherman, A. Joshi, W. Hong, S.

Bhattaharya and P. Kempf, “1/f noise characterization of deep sub-micron dual thickness nirided gate oxide n- and p-MOSFETs,” Tech. Dig.of Int. Electron Device Meeting, pp. 839-842, Dec. 1999.

[17] P. Andreani, A. Bonfanti, L. Romano and C. Samori, “Analysis and design of a 1.8GHz CMOS LC quadrature VCO” ,IEEE Jounal of Solid-State Circuit, Vol.37, pp.1737-1747, December 2002.

[18] H. Sjoland, “Improved switched tuning of differential CMOS VCOs,” IEEE

Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 49, pp. 352-355, May 2002.

[19] G. R. Sloan, “The modeling, analysis, and design of filter-based parametric frequency dividers,” IEEE Trans. Microwave Theory Tech., vol. 41, pp. 224–228, Feb. 1993.

[20] R. Adler, “A study of locking phenomena in oscillators,” Proc. IRE, vol. 34, pp.

351–357, June 1946.

[21] A. S. Daryoush, T. Berceli, R. Saedi, P. Herczfeld, and A. Rosen, “Theory of

subharmonic synchronization of nonlinear oscillators,” in IEEE MTT-S Dig., 1989, pp.

735–738.

[22] H. R. Rategh, T. H. Lee, ”Multi-GHz Frequency Synthesis & Division”. Kluwer Academic Publishers, 2001

[23] T. Geum-Young, H. Seok-Bong, K. Tae Young, C. Byoung Gun, P. Seong Su, “A 6.3-9-GHz CMOS fast settling PLL for MB-OFDM UWB applications,” Solid-State Circuits, IEEE Journal of Volume 40, Issue 8, Aug. 2005

2005 Page(s):736 - 738 Digital Object Identifier 10.1109/LMWC.2005.858993 [25] Hye Ryoung Kim Choong YuL Cha Seung Min Oh Moon Su Yang Sang Gug Lee“A

Very Low-Power Quadrature VCO With Back-Gate Coupling” Volume 39, Issue 6, June 2004 Page(s):952 - 955

[26] Hyunchol Shin; Zhiwei Xu; Chang, M.F “A1.8-V 6/9-GHz switchable dual-band quadrature LC VCO in SiGe BiCMOS technology” 2-4 June 2002 Page(s):71 - 74 Digital Object Identifier 10.1109/RFIC.2002.1011513

[27] Shenggao Li, Issy Kipnis, Mohammed Ismail,“A 10-GHz CMOS quadrature LC-VCO for multi-rate optical applications”, IEEE Journal of Solid-State Circuits,October 2003,pp. 1626-1634

相關文件