• 沒有找到結果。

Chapter 4 Results and Discussion 41

4.3 Test of Memory Effects

4.3.2 Pulse Switching

The dynamic characteristic of the device is used in memory array critically.

Fig. 4-24 shows the response of the device after applying a -6V, 10ns pulse on the

top electrode. The device is in L-state initially. When the device is applied a negative voltage pulse with -6V magnitude and 10ns pulse width on the device changed the L-state to H-state. On the other hand, Fig. 4-25 shows the switching of the H-state to the L-state after applying a -4V, 10ns pulse.

4.3.3 Non-Destructive Readout

Voltage stress test is performed to check reliability for reading data frequently and for affection of unexpected voltage noise. Voltage stress is measured with two applied voltage modes, sweep and pulse voltages. Fig. 4-26 shows that the two states of our device stressed at -0.5V for 3hr are stable and kept the resistance ratio over 106. Voltage stress test of the device switched by sweep or pulse voltage is stable. It shows the device can bear 1012 of -0.5V, 10ns pulse voltage with no change. The device has great non-destructive readout performance. The device is also measured voltage stress of the device at 85oC in order to accelerate degeneration speed of memory device. As shown in Fig. 4-27, the device is still stable at 85oC and keeps the resistance ratio over 106. At 85oC, the device also has great non-destructive readout performance.

4.3.4 Thermal Reliability

As shown in Fig. 4-28, the I-V curve of Al/0.3% V-doped SZO/LNO/Pt device is measured at varies temperatures. The resistive switching properties of the device measured at high temperature are the same as that at RT. The thermal reliability of the device is great.

4.3.5 Endurance

Several Al/0.3% V-doped SZO/LNO/Pt structure devices are measured to

calculate the uniformity of the device. The variation switching voltage of the device is shown in Fig. 4-29. The variation of on voltage is probably within 1V around -4V. The variation of off voltage is almost unchange. Fig. 4-30 shows that the variation of two current states of the Al/0.3% V-doped SZO/LNO/Pt device. The H-state current is light change. The variation of L-state current is about two orders and L-state current increase proportion to cycling number. It shows that the off process is more unstable, and the device degrades when cycling number increases.

But the resistance ratio of the device is kept at 10

±

5 and it is enough to be distinguished in memory application.

When the sweeping times are over 10, the top electrode of the Al/0.3%

V-doped SZO/LNO/Pt device appears sear status like the condition shown in Figs.

4-31 and 4-32. The burned top electrode would influence the contact of top electrode and SZO film. It may be the critical issue for endurance characteristic of the device.

Fig. 4-33 shows the I-V curves of the device after applying 1, 10, 20, 30, 40, and 50th voltage sweeping cycles measured at 150oC. While the number of voltage sweeping cycles increases, L-state current increase after 10th cycle, leading to decrease in resistance ratio. After 10th cycle, the resistance ratio of the device kept at least 102 as shown in Fig. 4-34, and the switching voltage compared with the device measured at RT is slightly changed as shown in Fig. 4-35.

4.4 Different Electrode Material Affecting Resistive Switching Properties of the Device

Table 4-3 shows the resistive switching properties of the SZO-, TiO2-, and PCMO-based memory devices reported by several well-known research groups. Based on

the experimental results shown in Fig. 4-14, the SZO-based memory device is nonpolar switching, which is different from the bipolar switching results reported in the previous studies [15], [41]. Besides, in their studies the polarities of on and off voltages are fully opposite; Beck et al. proposed that their device with Au/Cr:SZO/SrRuO3 (SRO) structure could be turned on/off by applying a negative/positive voltage [15]; nevertheless, Park et al. reported that Pt/Cr-doped SZO/SRO device could be on/off by applying a positive/negative voltage [41]. The different switching behaviors between these two studies might be due to their different top electrodes used. Therefore, above results indicate that the electrode materials of the device determine the bipolar or nonpolar switching, and the polarity of bipolar switching. In Fig. 4-16, for instance, when the device is on, electrons are injected from Al top electrode into V-doped SZO film. While in off process, electrons are flowed from the LNO bottom electrode into V-doped SZO film slowly and trapped by defects uniformly [42]. However, the device cannot be on by applying a positive voltage because the electrons injected from LNO bottom electrode are trapped by the defects existed in the V-doped SZO film and cannot flow to the Al top electrode. Therefore, the distinct resistive switching properties of the devices shown in Figs. 4-14 and 4-16 are due to different bottom electrodes used. Similar results are also observed in TiO2- and PCMO-based memory devices. In TiO2-based memory devices, Fujimoto et al. proposed the bipolar switching of the Pt/TiO2/TiN device [43]; however, Choi et al. reported the nonpolar switching of the Pt/TiO2/Ru device [44]. In PCMO-based memory devices, Sawa et al. reported the bipolar switching of the Ti/PCMO/SRO device [45], while Fujimoto et al. showed the nonpolar switching of the Pt/PCMO/Pt device [46]. Consequently, we consider that the nonpolar switching is an intrinsic property of SZO-, TiO2-, and PCMO-based memory devices; however, the electrode materials employed in the device would dominate their bipolar or nonpolar switching behavior, and the polarity of bipolar switching. Therefore, the appropriate

electrode materials chosen are indeed very important for obtaining the RRAM devices with excellent properties. However, other factors such as the conductivity and work function of electrodes, contact resistance between two films, microstructure of resistive layer, and work function difference and property of each interface are still needed for further detailed studies for developing an excellent RRAM device.

4.5 One Diode and One Resistor Device

Above results indicate that the Al/V-doped SZO/LNO/Pt memory device with good switching properties is a possible candidate for next-generation NVM applications. But the issue of RRAM is read error. One diode and one resistor (1D1R) device structure could avoid the read error issue as shown in Figs. 4-36 and 4-37. The leakage current paths are rupture by diode. The 1D1R device has many advantages as listed in follows.

(1) Diode is compatible and easily manufactured in CMOS process.

(2) Diode is much cheaper than other rectifying elements.

The I-V curve of 1D1R device is shown in Fig. 4-38. While the negative voltage is applied on the top electrode from 0 to -5V, the current rapidly decreases at -5V and the device is switched from H-state to L-state. Subsequently, the bias voltage sweeps from 0 to -6V and the device is switched from H-state back to L-state at -5.5V. While the device is switched from L-state to H-state and the current is restricted at 10mA. The positive bias mode is rectified by diode. Fig. 4-39 shows that the resistance ratio of two states current is about 104 at -1V. Although the 1D1R device has resistive switching properties, the yield of the device is low. It is proposed that on-off voltage to be close results in the device is unstable [47]. Hence, the 1D1R device need more research to find optimal parameters.

Table 4-1 Conductivities of the LNO films with different sputtering temperature and annealing ambience.

Sputter temp.

RTA 200oC 250oC 300oC

W/O RTA 103 116 188

600oC O2 1min 47 77 133

700oC O2 1min 25 43 87

Sheet resistance (Ω/□)

Table 4-2 Roughness of the SZO and LNO films deposited on different substrates.

Structure Meam roughness (nm) Rms (nm)

LNO/SiO2 0.923 1.227

SZO/LNO/SiO2 0.812 1.037

LNO/Pt 2.218 2.842

SZO/LNO/Pt 1.458 2.035

Table 4-3 Resistive switching properties of the SZO-, TiO2-, and PCMO-based devices [15], [41]-[46].

Fig. 4-1 XRD patterns of the LNO buffer layer with different substrates.

Fig. 4-2 SEM surface micro-morphology of the as-deposited LNO buffer layer.

Fig.4-3 XRD patterns of the LNO buffer layer with different RTA temperatures.

Figs. 4-4 SEM surface morphology of the LNO after 600oC RTA treatment.

Figs. 4-5 SEM surface morphology of the LNO after 700oC RTA treatment.

Fig. 4-6 SEM surface micro-morphology of the 0.3% V-doped SZO film.

Fig. 4-7 FETEM cross section image of the 0.3% V-doped SZO film.

Fig. 4-8 SPM roughness analysis of the LNO deposited on the SiO2 substrate.

Fig. 4-9 SPM roughness analysis of the SZO deposited on the LNO/SiO2 substrate.

Fig. 4-10 SPM roughness analysis of the LNO deposited on the Pt/Ti electrode.

Fig. 4-11 SPM roughness analysis of the SZO deposited on the LNO/Pt/Ti substrate.

Fig. 4-12 I-V curve of the Al/0.3% V-doped SZO/LNO/Pt device with forming voltage.

Fig. 4-13 Forming voltage uniformity vs. deposition time and sputtering power.

Fig. 4-14 I-V curve of the Al/0.3% V-doped SZO/LNO/Pt device.

Fig. 4-15 Plots of resistance ratio versus bias voltage of theAl/0.3% V-doped SZO/LNO/Pt device.

Fig. 4-16 I-V curve of the Al/0.3% V-doped SZO/LNO structure device.

Fig. 4-17 Plots of resistance ratio versus bias voltage of the Al/0.3% V-doped SZO/LNO device.

Fig. 4-18 Schematic conducting path of (a) four-layer structure, (b) tri-layer structure.

Fig. 4-19 Current fitting curves of Ohmic conduction.

Fig. 4-20 Current fitting curves of Frenkle-Poole conduction.

.

Fig. 4-21 Hypothetical diagram of the current paths: (a) on process, and (b) off process.

Fig. 4-22 Retention of the Al/0.3% V-doped SZO/LNO/Pt device.

Fig. 4-23 Retention of the Al/0.3% V-doped SZO/LNO/Pt device kept at high temperature.

Fig. 4-24 I-V curve of the Al/0.3% V-doped SZO/LNO/Pt device turned on by -6V, 10ns pulse.

Fig. 4-25 I-V curve of the Al/0.3% V-doped SZO/LNO/Pt device turned on by -4V, 10ns pulse.

Fig. 4-26 Voltage stress of the Al/0.3% V-doped SZO/LNO/Pt device.

Fig. 4-27 Voltage stress of the Al/0.3% V-doped SZO/LNO/Pt device measured at 85oC.

Fig. 4-28 I-V Curves of the Al/0.3% V-doped SZO/LNO/Pt device measured at different temperatures.

Fig. 4-29 Variation of switching voltage of the Al/0.3% V-doped SZO/LNO/Pt device.

Fig. 4-30 Variation of two current state of the Al/0.3% V-doped SZO/LNO/Pt device.

Fig. 4-31 SEM image of cross section of the Al top electrode.

Fig. 4-32 SEM image of top view of the Al top electrode.

Fig. 4-33 I-V curves of the Al/0.3% V-doped SZO/LNO/Pt device after applying 1, 10, 20, 30, 40, and 50th voltage sweeping cycles measured at 150oC.

Fig. 4-34 Variation of two state currents of the Al/0.3% V-doped SZO/LNO/Pt device.

Fig. 4-35 Variation of switching voltage of the Al/0.3% V-doped SZO/LNO/Pt device.

GND Bias

1R

1D

Fig. 4-36 Cross section schematic diagram of the 1D1R device.

Fig. 4-37 Read error issue of the device.

Fig. 4-38 I-V curves of the 1D1R device.

Fig. 4-39 H-state and L-state currents of the 1D1R device.

Chapter 5

Conclusions

The experimental results reported in this thesis indicate that the resistive switching properties significantly are affected by the electrode materials. The Al/V:SZO/LNO/Pt device shows the nonpolar switching property, while the Al/V:SZO/LNO device depicts the bipolar switching behavior. The resistance ratios of two states are 107 and 104 for the Al/V:SZO/LNO/Pt and Al/V:SZO/LNO devices, respectively, which is due to the difference between the H-state current of two devices. The four-layer device has lower switching voltages and higher resistance ratio, while the tri-layer device shows higher switching voltages and lower resistance ratio. Such a different behavior is attributed to a high crabwise resistance of LNO bottom electrode in comparison with a low resistance of Pt bottom electrode. The conduction mechanisms of H-state and L-state currents are Ohmic and F-P conductions, respectively, which is considered the formation and disruption of local conducting paths in the resistive layer. The switching speed of the Al/V:SZO/LNO/Pt device is 10ns, which is the fastest speed in comparison with those of the previous reports. The non-destructive readout property of the Al/V:SZO/LNO/Pt device is demonstrated, and the retention time of the device longer than 106s is also performed in this thesis. The results are summarized in Table 5-1 and compared with criteria of RRAM. Read error is the issue of RRAM. 1D1R device suitable for avoiding read error issue are also investigated in this thesis.

But a more complete study of the 1D1R device is needed. Therefore, the Al/V:SZO/LNO/Pt memory device having good switching properties is a possible candidate for next-generation NVM applications.

Table 5-1 Work results comparison with the specification of RRAM.

Specification Work results

Operation voltage < 10 V < 5V

Current density at -1V 105~107 A/cm2 Estimated of 108 A/cm2 for 0.1μm technology node

Resistance ratio > 100 107

Operation speed < 1 us 10ns

Retention time > 10-year > 4-month (107s)

Endurance > 106 102

Readout disturbance > 1012 Voltage stress > 104s

References

[1] D. Kahng and S. M. Sze, “A floating gate and its application to memory devices,” Bell Systems Technical Journal, vol. 46, pp. 1283, 1967.

[2] S. R. Ovshinsky, “Reversible electrical switching phenomena in disordered structures,”

Phys. Rev. Lett., vol. 21, pp. 1450-1453, 1968.

[3] Y.-J. Song, “Ferroelectric thin films for high density non-volatile memories,”

VirginiaTech, Doctor of Philosophy, 1998.

[4] M. Libera and M. Chen, “Time-resolved reflection and transmission studies of amorphous Ge-Te thin-film crystallization,” J. Appl. Phys., vol. 73, pp. 2272-2282, 1993.

[5] N. Yamada, “Erasable phase-change optical materials,” Mater. Res. Bull., vol. 21, pp.

48-50, 1996.

[6] S. Hudgens and B. Johnson, “Overview of phase-change chalcogenide nonvolatile memory technology,” Mater. Res. Bull., vol. 29, pp. 829, 2004.

[7] A. L. Greer and N. Mathur, “Changing face of the chameleon,” Nat., vol. 437, no. 27, pp. 1246-1247, 2005.

[8] M. H. R. Lankhorst, M. B. W. S. M. M. Ketelaars, and R. A. M. Wolters, “Low-cost and nanoscale non-volatile memory concept for future silicon chips,” Nat. Mater., vol.

4, pp. 347-352, 2005.

[9] A. Pirovano, A. Lacaita, A. Benvenuti, F. Pellizzer, and R. Bez, “Electronic switching in phase-change memories,” IEEE Trans. Electron Devices, vol. 51, no. 3, pp. 452-459, Mar. 2004.

[10] A. Pirovano, A. L. Lacaita, F. Pellizzer, S. A. Kostylev, A. Benvenuti, and R. Bez,

“Low-field amorphous state resistance and threshold voltage drift in chalcogenide materials,” IEEE Trans. Electron Devices, vol. 51, no. 5, pp. 714-719, May 2004.

[11] W. W. Zhuang, W. Pan, B. D. Ulrich, J. J. Lee, L. Stecker, A. Burmaster, D. R. Evans, S. T. Hsu, M. Tajiri, A. Shimaoka, K. Inoue, T. Naka, N. Awaya, K. Sakiyama, Y.

Wang, S. Q. Liu, N. J. Wu, and A. Ignatiev, “Novell colossal magnetoresistive thin film nonvolatile resistance random access memory (RRAM),” in IEDM Tech. Dig., 2002, pp. 193-196.

[12] J.-G Zhu, Y. Zheng, and G. A. Prinz, “Ultrahigh density vertical magnetoresistive random access memory (invited),” J. Appl. Phys., vol. 87, pp. 6668-6673, 2000.

[13] T. Y. Tseng, “Ferroelectric thin films for nonvolatile ferroelectric random access memory,” in Extended Abstracts of 1st International Meeting on Ferroelectric Random Access Memories, 2001, pp. 62-63.

[14] S. Lai and T. Lowrey, “OUM - a 180 nm nonvolatile memory cell element technology for stand alone and embedded applicaions,” in IEDM Tech. Dig., 2001, pp. 803-806.

[15] A. Beck, J. G. Bednorz, C. Gerber, C. Rossel, and D. Widmer, “Reproducible switching effect in thin oxide films for memory application,” Appl. Phys. Lett., vol. 77, no. 1, pp.

139-141, 2000.

[16] I. G. Baek, M. S. Lee, S. Seo, M. J. Lee, D. H. Seo, D.-S. Suh, J. C. Park, S. O. Park, H. S. Kim, I. K. Yoo, U-I. Chung, and J. T. Moon, “Highly scalable nonvolatile resistive memory using simple binary oxide driven by asymmetric unipolar voltage pulses,” in IEDM Tech Dig., 2004, pp. 587-590.

[17] C. Rossel, G. I. Meijer, D. Bremauid, and D. Widmer, “Electrical current distribution across a metal-insulator-metal structure during bistable switching,” J. Appl. Phys., vol.

90, no. 6, pp. 2892-2898, 2001.

[18] Y. Watanabe, J. G. Bednorz, A. Bietsch, C. Gerber, D. Widmer, A. Beck, S. J. Wild,

“Current-driven insulator-conductor transition and nonvolatile memory in chromium-doped SrTiO3 single crystal,” Appl. Phys. Lett., Vol. 78, no.23, pp.

3738-3740, 2001.

[19] S. Tsui, A. Baikalov, J. Cmaidlka, Y. Y. Sun, Y. Q. Wang, Y. Y. Xue, C. W. Chu, L.

Chen, and A. J. Jacobson, “Field-induced resistive switching in metal-oxide interface,”

Appl. Phys. Lett., vol. 85, no. 2, pp. 317-319, 2004.

[20] H. T. Lue, T. Y. Tseng, and G. W. Huang, “A method to characterize the dielectric and interfacial properties of metal-insulator-semiconductor structures by microwave measurement,” J. Appl. Phys., vol. 91, pp. 5275-5282, 2002.

[21] A. Baikalov, Y. Q. Wang, B. Shen, B. Lorenz, S. Tsui, Y. Y. Sun, Y. Y. Xue, and C. W.

Chu, “Field-driven hysteretic and reversible resistive switch at the Ag-Pr0.7Ca0.3MnO3 interface,” Appl, Phys. Lett., vol. 83, no. 5, pp. 957-959, 2003.

[22] R. Sezi, A. Walter, R. Engl, A. Maltenberger, J. Schumann, M. Kund, and C. Dehm,

“Organic materials for high-density non-volatile memory applications,” in IEDM Tech Dig., 2003, pp. 259-262.

[23] D. Tondelier, K. Lmimouni, D. Vuillaume, C. Fery, and G. Hass, “Metal/organic/metal bistable memory devices,” Appl. Phys. Lett., vol. 85, pp. 5763-5765, 2004.

[24] I. G. Baek, D. C. Kim, M. J. Lee, H. J. Kim, E. K. Yim, M. S. Lee, J. E. Lee, S. E. Ahn, S. Seo, J. H. Lee, J. C. Park, Y. K. Cha, S. O. Park, H. S. Kim, I. K. Yoo, U. I. Chung, J. T. Moon, and B. I. Ryu, “Multi-layer cross-point binary oxide resistive memory (OxRRAM) for post-NAND storage application,” in IEDM Tech. Dig., 2005, pp.

750-753.

[25] Y.-C. Chen, C. F. Chen, C. T. Chen, J. Y. Yu, S. Wu, S. L. Lung, R. Liu, and C.-Y. Lu,

“An access-transistor-free (0T/1R) non-volatile resistance random access memory (RRAM) using a novel threshold switching self-rectifying chalcogenide device,” in IEDM Tech. Dig., 2003, pp. 905-908.

[26] C.-Y. Liu, A. Wang, W.-Y. Jang, and T.-Y. Tseng, “Electrical properties of resistance switching V-doped SrZrO3 films on textured LaNiO3 bottom electrodes,” J. Phys. D:

Appl. Phys., vol. 39, pp. 1156-1160, 2006.

[27] S. M. Sze, Physics of Semiconductor Devices, 2nd ed. New York: John Wiley & Sons, 1981, pp. 402-407.

[28] G. Dearnaley, A. M. Stoneham, and D. V. Morgan, “Electrical phenomena in amorphous oxide films,” Rep. Prog. Phys., vol. 33, pp. 1129-1191, 1970.

[29] S. Seo, M. J. Lee, D. H. Seo, E. J. Jeoung, D.-S. Suh, Y. S. Joung, I. K. Yoo, I. R.

Hwang, S. H. Kim, I. S. Byun, J.-S. Kim, J. S. Choi, and B. H. Park, “Reproducible resistance switching in polycrystalline NiO films,” Appl. Phys. Lett., vol. 85, no. 23, pp. 5655-5657, 2004.

[30] L. Ma, Q. Xu, and Y. Yang, “Organic nonvolatile memory by controlling the dynamic copper-ion concentration within organic layer,” Appl. Phys. Lett., vol. 84, pp.

4908-4910, 2004.

[31] S. Duhalde, M. Villafuerte, G. Juarez, and S. P. Heluani, “Electric field-driven resistive switching in magnetoresistive La Ca MnO thin films0.5 0.5 3 ,” Physica B, vol. 354, pp.

11-15, 2004.

[32] K. Aoyama, K. Waku, A. Asanuma, Y. Uesu, and T. Katsufuji, “Electric-pulse-induced reflectance change in the thin film of perovskite manganite,” Appl. Phys. Lett., vol.

85, , no. 7, pp. 1208-1210, 2004.

[33] A. E. Owen, J. Hu, J. Hajto, and A. J. Snell, “Electronic switching in amorphous silicon devices: properties of the conducting filament,” Solid-State and Integrated Circuit Technology, pp. 830-833, 1998, IEEE conference proceedings.

[34] L. D. Bozano, B. W. Kean, V. R. Deline, J. R. Salem, and J. C. Scott, “Mechanism for bistability in organic memory elements,” Appl. Phys. Lett., vol. 84, pp. 607-609, 2004.

[35] Y. Watanabe, “Reproducible memory effect in the leakage current of epitaxial ferroelectric/conductive perovskite heterostructures,” Appl. Phys. Lett., vol. 66, pp.

28-30, 1995.

[36] K. Mizuuchi, A. Morikawa, T. Sugita and K. Yamamoto,

“Polarisation-switching-induced resistance change in ferroelectric Mg-doped LiNbO3 single crystals,” Electron. Lett., vol. 40, no. 13, pp. 1-2, 2004.

[37] J. R. Contreras, H. Kohlstedt, U. Poppe, R. Waser, C. Buchal, and N. A. Pertsev,

“Resistive switching in metal–ferroelectric–metal junctions,” Appl. Phys. Lett., vol. 83, pp. 4595-4597, 2003.

[38] D. Ielmini, A. L. Lacaita, A. Pirovano, F. Pellizzer, and R. Bez, “Analysis of phase distribution in phase-change nonvolatile memories,” IEEE Electron Device Lett., vol.

25, no. 7, pp. 507-509, Jul. 2006.

[39] J. Maimon, E. Spall, R. Quinn, and S. Schnur, “Chalcogenide-Based Non-Volatile Memory Technology,” Aerospace Conference, vol. 5, pp. 2289-2294, 2001, IEEE Proceedings.

[40] D. M. Taylor, and C. A. Mills, “Memory effect in the current–voltage characteristic of a low-band gap conjugated polymer,” J. Appl. Phys., vol. 90, no. 1, pp. 306-309, 2001.

[41] J.-W. Park, J.-W. Park, M. K. Yang, K. Jung, D.-Y. Kim, and J.-K. Lee, “Low-voltage resistive switching of polycrystalline SrZrO3:Cr thin films grown on Si substrates by off-axis rf sputtering,” J. Vac. Sci. Technol. A, vol. 24, no. 4, pp. 970-973, 2006.

[42] C.-C. Lin, B.-C. Tu, C.-C. Lin, C.-H. Lin, and T.-Y. Tseng, “Resistive switching mechanisms of V-doped SrZrO3 memory films,” IEEE Electron Device Lett., vol. 27, no. 9, pp. 725-727, Sep. 2006.

[43] M. Fujimoto, H. Koyama, M. Konagai, Y. Hosoi, K. Ishihara, S. Ohnishi, and N.

Awaya, “TiO2 anatase nanolayer on TiN thin film exhibiting high-speed bipolar resistive switching,” Appl. Phys. Lett., vol. 89, no. 22, pp. 223509, Nov. 2006.

[44] B. J. Choi, D. S. Jeong, S. K. Kim, C. Rohde, S. Choi, J. H. Oh, H. J. Kim, C. S.

Hwang, K. Szot, R. Waser, B. Reichenberg, and S. Tiedke, “Resistive switching mechanism of TiO2 thin films grown by atomic-layer deposition,” J. Appl. Phys., vol.

98, no. 3, pp. 033715, 2005.

[45] A. Sawa, T. Fujii, M. Kawasaki, and Y. Tokura, “Hysteretic current–voltage characteristics and resistance switching at a rectifying Ti/Pr0.7Ca0.3MnO3 interface,”

Appl. Phys. Lett., vol. 85, no. 18, pp. 4073-4075, 2004.

[46] M. Fujimoto, H. Koyama, S. Kobayashi, Y. Tamai, N. Awaya, Y. Nishi, and T. Suzuki,

“Resistivity and resistive switching properties of Pr0.7Ca0.3MnO3 thin films,” Appl.

Phys. Lett., vol. 89, no. 24, pp. 243-504, 2006.

Phys. Lett., vol. 89, no. 24, pp. 243-504, 2006.