• 沒有找到結果。

A 14 GHz DLL based low-jitter multi-phase clock generator for low-band ultra-wideband application

N/A
N/A
Protected

Academic year: 2021

Share "A 14 GHz DLL based low-jitter multi-phase clock generator for low-band ultra-wideband application"

Copied!
4
0
0

加載中.... (立即查看全文)

全文

Loading

數據

Fig.  I  Block  diagram  of  the proposed  DLL  architecture.
Fig.  2  Simulated  loop  acquisition behavior of  the DLL (a)  at  40 MHz  and  (b) at input  clock  frequency  changed  to  100  MHz afler  1.5  p
Fig.  5  Schematic  of  the dynamic-switched  PFD circuit
Fig.  I O   Measured ms jitter characteristics of the DLL  over  different  operating frequencies

參考文獻

相關文件

• to develop a culture of learning to learn through self-evaluation and self-improvement, and to develop a research culture for improving the quality of learning and teaching

For the proposed algorithm, we establish a global convergence estimate in terms of the objective value, and moreover present a dual application to the standard SCLP, which leads to

For the proposed algorithm, we establish its convergence properties, and also present a dual application to the SCLP, leading to an exponential multiplier method which is shown

„ A socket is a file descriptor that lets an application read/write data from/to the network. „ Once configured the

computational & mathematical thinking by task-based teaching as a means to provide an interactive environment for learners to achieve the learning outcomes; and (ii) how

• When the coherence bandwidth is low, but we need to use high data rate (high signal bandwidth). • Channel is unknown

• When the coherence bandwidth is low, but we need to use high data rate (high signal bandwidth). • Channel is unknown

In this thesis, we have proposed a new and simple feedforward sampling time offset (STO) estimation scheme for an OFDM-based IEEE 802.11a WLAN that uses an interpolator to recover