• 沒有找到結果。

Investigation of SiGe MOS Devices Prepared by Liquid – Phase -Deposition 詹軒榮、黃俊達

N/A
N/A
Protected

Academic year: 2022

Share "Investigation of SiGe MOS Devices Prepared by Liquid – Phase -Deposition 詹軒榮、黃俊達"

Copied!
2
0
0

加載中.... (立即查看全文)

全文

(1)

Investigation of SiGe MOS Devices Prepared by Liquid – Phase -Deposition 詹軒榮、黃俊達

E-mail: [email protected]

ABSTRACT

Silicon dioxide (SiO2) has been grown on SiGe film by using liquid-phase deposition (LPD) methods with H2SiF6 and H3BO3 at room temperature. In this study, the concentrations of H2SiF6 and H3BO3 were 0.4 and 0.01 M, respectively, for temperature of 30

℃. We found that the growth rate of SiO2 would increase with increasing of temperature and H3BO3 concentration. No Ge pileup was found at interface of SiGe and SiO2 by using Auger electron spectrometer (AES) and electron spectroscopy of chemical analysis (ESCA) showed that the Si-2p appears at 103.4 eV with a full width at half maximum (FWHM) of 1.48 eV. The infrared absorption spectrum of SiO2 was measured by Fourier transform infrared spectroscopy (FTIR) and revealed that the wave numbers located 810 and 1100㎝-1, belonging to to the bending stretching and vibration modes of Si-O-Si bonding, moreover a peak of Si-F bonding appeared at 933㎝-1. A metal-oxide-semiconductor (MOS) device of SiGe was fabricated with above conditions. A leakage current density of 8.69×10-9 A/㎝2 was found at 2 MV/cm. With increasing of temperature to 400 ℃, the fixed oxide charge density and interface charge density were improver from 3.82×1010 cm- and 3.25×1011 eV-1㎝-2 to 4.77×109 cm-2 and 1.15×1011 eV-1

㎝-2, respectively. For a study of MOS photodetectors, the dark current was reduced from the non-annealed samples of 3.25

×10-8A to 4.46×10-9A for the 400 ℃ annealed samples. The photo to dark current ratio was 3.17×104 for 200 ℃ annealed samples with 850 nm illumination. The responsivity was 0.567A/W for non-annealed samples. Keywords:liquid-phase deposition

、metal-oxide-semiconductor、photodetectors

Keywords : Liquid – Phase - Deposition Liquid – Phase - Deposition Liquid – Phase - Deposition Table of Contents

目錄 封面內頁 簽名頁 授權書........................iii 中文摘要...........

............iv 英文摘要......................vi 誌謝...........

..............vii 目錄.........................viii 圖目錄......

..................xi 表目錄........................xiii 第一章 緒論

......................1 第二章元件製程.................4 2.1 簡介..

...................4 2.2 矽鍺薄膜之製程................4 2.3 MOS元件製作 過程..............6 2.3.1基板的清洗步驟..............6 2.3.2歐姆電極的製程...

...........6 2.3.3氧化層的沉積與爐管退火..........7 2.3.4閘極電極的製作........

......7 2.4 MIS元件製作過程 ............. 9 第三章 儀器介紹...............

..... 10 3.1蒸鍍機系統.................. 10 3.2爐管退火...............

.... 10 3.3液相沉積................... 11 3.3.1 液相沉積二氧化矽之製作........

..11 3.3.2 LPD的化學成長反應說明.........12 3.3.3 LPD方法以及系統............ 13 3.3.4 LPD氧化層在矽鍺基板之沉積速率.....15 3.4傅利葉轉換紅外光譜儀............. 17 3.5化學分析電 子儀or X光光電子能譜圖.......18 3.6 AES縱深分析................. 18 第四章 實驗結果與 討論.................20 4.1 MOS之材料分析................ 20 4.1.1 化學分析 電子儀............. 20 4.1.2 傅利葉轉換紅外光譜儀.......... 21 4.1.3 AES縱深分析...

............ 23 4.2 MOS之電流-電壓分析.............. 25 4.3 MOS之電容-電壓分析..

............26 4.3.1 簡介.................. 26 4.3.2 Al/LPD-SiO2/P-SiGe的電容特 性研究.... 30 4.3.2-1 MOS之固定氧化層電荷密度....31 4.3.2-2 MOS之介面缺陷密度.......32 4.4 MIS 紅外光光檢測器............. 35 第五章 結論...................... 40 參考文 獻.......................42 圖目錄 圖1-1 SiGe成長在Si上時之strain和relax狀況.....

.2 圖1-2 SiGe成長在Si上時,形變與薄膜厚度的關係圖....3 圖2-1 MOS元件製作流程圖............

... 8 圖2-2 MIS元件製作流程圖................9 圖3-1 爐管退火系統............

.......11 圖3-2 LPD系統.....................14 圖3-3 LPD流程圖........

............15 圖3-4 不同的硼酸濃度在沉積一小時的氧化層厚度......16 圖3-5 沉積速率與溫度的 關係...............17 圖4-1 為其未退火LPD-SiO2之ESCA分析圖........ 20 圖4-2 未退火

(2)

與200 oC、300 oC、400 oC LPD- SiO2之紅外光譜吸收圖......................22 圖4-3 未退 火LPD- SiO2之AES縱深分析......... 24 圖4-4 400℃LPD- SiO2之AES縱深分析.......... 24 圖4-5 未退火之電流密度-電壓圖............. 26 圖4-6影響氧化層電性之電荷來源圖...........

.27 圖4-7 未退火與退火200 oC、300 oC、400 oC的C-V圖....30 圖4-8 未退火之G-V圖.............

....32 圖4-9 200 oC之G-V圖................. 33 圖4-10 300 oC之G-V圖..........

.......33 圖 4-11 400 oC之G-V圖................ 34 圖 4-12 不同退火溫度的界面缺陷密度.

..........35 圖4-13 不同退火溫度之電流-電壓圖........... 36 圖4-14 未退火之光暗電流-電壓 圖.............37 圖4-15 退火200℃之光暗電流-電壓圖........... 38 圖4-16 退火300℃之光 暗電流-電壓圖........... 38 圖4-17 退火400℃之光暗電流-電壓圖........... 39 表目錄 表2-1 UHVCVD磊晶矽鍺薄膜成長參數表.........5 表4-1 退火溫度與固定氧化層電荷密度關係表.......31 表4-2退火溫度與介面缺陷密度關係表..........34 表4-3不同退火溫之光暗電流關係表..........

.37

REFERENCES

[1] D.J.Paul, adv. Mater. 11, 191-204 (1999) [2] Zingway Pei; Liang, C.S.; Lai, L.S.; Tseng, Y.T.; Hsu, Y.M.; Chen, P.S.; Lu, S.C.; Tsai, M.-J.;

Liu, C.W., Electron Device Letters, IEEE, Volume: 24, Issue: 10, pp.643-645 (2003) [3] Xiao, X.; Sturm, J.C.; Parihar, S.R.; Lyon, S.A.;

Meyerhofer, D.; Palfrey, S.; Shallcross, F.V., Electron Device Letters, IEEE, Volume: 14, Issue: 4, pp.199-201 (1993) [4] N. Collaert; P. Verheyen;

K. De Meyer; R. Loo, Solid-State Electronics, Volume: 47, Issue: 7, pp.1173-1177 (2003) [5] Wang, K.L.; Tong, S.; Kim, H.J., Materials Science in Semiconductor Processing, Volume: 8, Issue:1-3, pp.389-399 (2005) [6] Kuhn, K.; Agostinelli, M.; Ahmed, S.; Chambers, S.; Cea, S.;

Christensen, S.; Fischer, P.; Gong, J.; Kardas, C.; Letson, T.; Henning, L.; Murthy, A.; Muthali, H.; Obradovic, B.; Packan, P.; Pae, S.W.; Post, I.;

Putna, S.; Raol, K.; Roskowski, A.; Soman, R.; Thomas, T.; Vandervoorn, P.; Weiss, M.; Young, I., Electron Devices Meeting, IEDM, pp.73-76 (2002) [7] R. People, IEEE J. Quantum Electron. QE-22, 1696-1710 (1986) [8]D.K.Nayak,K.Kamjoo,J.S.Park,J.C.S.Woo,K.L.Wang,IEEE Trans.Electron Devices 39(1992) 56.

[9]D.K.Nayak,K.Kamjoo,J.S.Park,J.C.S.Woo,K.L.Wang,Appl.Phys,Lett.56(1990) 66

[10]I.S.Goh,S.Hall,W.Eccleston,J.F.Zhang,K.Werner,Electron,Lett,30(1994) 1988 [11] M. P. Houng, C. J. Huang and Y. H. Wang, J. Appl. Phys., Vol 82, pp.5788, (1997) [12] M. P. Houng, Y. H. Wang, C. J. Huang, S. P. Huang, and W. J. Chang, Solid-State Electronics, Vol. 44, pp. 1917, (2000) [13] C. F. Yeh, C. L. Chen, Water Lur and P. W. Wen, Appl. Phys., Lett. 66 (8), pp.938, (1995) [14] W.A.Hill and C.C.Coleman, Solid-State Electronics, Vol. 23, pp. 987-983, (1980)

參考文獻

相關文件

Wang, Solving pseudomonotone variational inequalities and pseudocon- vex optimization problems using the projection neural network, IEEE Transactions on Neural Networks 17

3: Calculated ratio of dynamic structure factor S(k, ω) to static structure factor S(k) for "-Ge at T = 1250K for several values of k, plotted as a function of ω, calculated

Define instead the imaginary.. potential, magnetic field, lattice…) Dirac-BdG Hamiltonian:. with small, and matrix

Schematic phase diagram of high-Tc superconductors showing hole doping right side and electron doping left side.. The common Features in

To complete the “plumbing” of associating our vertex data with variables in our shader programs, you need to tell WebGL where in our buffer object to find the vertex data, and

Jinhua Chen, “A Chemical ‘Explosion’ Triggered by an Encounter between Indian and Chinese Medical Sciences: Another Look at the Significances of the Sinhalese Monk

Microphone and 600 ohm line conduits shall be mechanically and electrically connected to receptacle boxes and electrically grounded to the audio system ground point.. Lines in

We may observe that the Riemann zeta function at integer values appears in the series expansion of the logarithm of the gamma function.. Several proofs may be found