F UTURE W ORKS

The re-design circuit could be fabricated again to verify the function. For more practicability, the automatic gain control (AGC), channel selection low-pass filter (LPF) and analog-to-digital converter (ADC) are included to measure the received packet error rate (PER), which indicates linearity, noise and DC offset of integer performance.

To avoid the QVCO amplitude decreasing problem, decoupling the current in the QVCO and downconverter is spontaneously. The VCO buffer or I/V converter would accomplish the decoupling circuit. The frequency shift and parasite of metal is needed to consider at next design. Finally, a frequency synthesizer can include to obtain a stable local frequency.

REFERENCE

[1] Behzad Razavi, “CMOS technology characterization for analog and RF Design,”

IEEE Journal of Solid-State Circuits, vol. 34, no. 3, pp.268-276, March 1999.

[2] Aravind Loke and Fazal Ali, “Direct conversion radio for digital mobile phones-design issues, status, and trends,” IEEE Trans. Microwave Theory and Techniques, vol. 50, no. 11, pp. 2422-2435, Nov. 2002.

[3] David J. Goodman, Wireless Personal Communications System. Addison Wesley, 1997.

[4] Behzad Razavi, RF Microelectronics. Prentice Hall, 1998.

[5] A. Abidi, “Direct-conversion radio transceivers for digital communications,” IEEE Journal of Solid State Circuits, vol. 30, no. 12, pp. 1399–1410, Dec. 1995.

[6] Chunbing Guo, C. W. Lo, Y. W. Choi, I. Hsu, T. Kan, D. Leung, A. Chan and H. C.

Luong, “A fully integrated 900 MHz CMOS wireless receiver with on-chip RF and IF filters and 79 dB image rejection,” IEEE Journal of Solid State Circuits, vol. 37, no. 8, pp. 1084–1089, Aug. 2002.

[7] J. C. Rudell, J. J. Ou, T. B. Cho, G. Chien, F. Brianti, J. A. Weldon and P. R. Gray,

“A 1.9 GHz wide-band IF double conversion CMOS receiver for cordless telephone applications,” IEEE Journal of Solid State Circuits, vol. 32, no. 12, pp.

2071–2088, Dec. 1997.

[8] Chung-Yu Wu, Hong-Sing Kao, “A 2-V low power CMOS direct-conversion quadrature modulator with integrated quadrature voltage-controlled oscillator and RF amplifier for GHz RF transmitter applications,” IEEE Trans. Circuit Systems.Ⅱ, vol. 49, no. 2, pp. 123–134, Feb. 2002.

[9] Andreas Springer, Linus Maurer, and Robert Weigel, “RF system concepts for highly integrated RFICs for W-CDMA mobile radio terminals,” IEEE Trans. Microwave

Theory and Techniques, vol. 50, no. 1, pp. 254-267, Jan 2002.

[10] R. Montemayor and Behzad Razavi, “A self-calibrating 900-MHz CMOS image-reject receiver,” in Proc. 2000 Eur. Solid State Circuits Conf., pp. 292-295.

[11] J. Crols and M. Steyaert, “A single chip 900-MHz CMOS receiver front-end with a high-performance low-IF topology,” IEEE Journal of Solid State Circuits, vol. 30, no. 12, pp. 1483–1492, Dec. 1995.

[12] Pengfei Zhang et al., “A 5-GHz direct-conversion CMOS transceiver,” IEEE Journal of Solid State Circuits, vol. 38, no. 12, pp. 2232–2238, Dec. 2003.

[13] R. Hartley, “Modulation system,” US Patent 1,666,206, Apr. 1928.

[14] D. K. Weaver, “A third method generation and detection of single-sideband signals,” Proc. IRE, vol. 44, pp. 1703-1705, Dec. 1956.

[15] Behzad Razavi, “Design considerations for direct-conversion receivers,” IEEE Trans. Circuits and Systems, Part II, vol. 44, no. 6, pp. 428-435, June 1997.

[16] Arya R. Behzad et al., “A 5-GHz direct conversion CMOS transceiver utilizing automatic frequency control for the IEEE 802.11a wireless LAN standard,” IEEE Journal of Solid State Circuits, vol. 38, no. 12, pp. 2209–2220, Dec. 2003.

[17] Behzad Razavi, “A 2.4-GHz CMOS receivers for IEEE 802.11 wireless LAN’s,”

IEEE Journal of Solid State Circuits, vol. 34, no. 10, pp. 1382–1385, Oct. 1999.

[18] Ramesh Harjani, Jonghae Kim, and Jackson Harvey, “DC-coupled IF stage design for a 900-MHz ISM receiver,” IEEE Journal of Solid State Circuits, vol. 38, no. 1, pp. 126–134, Jan. 2003.

[19] Yeon-Jae Jung et al., “A dual-mode direct-conversion CMOS transceiver for Bluetooth and 802.11b,” Eur. of Solid State Circuits Conf., pp. 225–228, Sep. 2003.

[20] Behzad Razavi, “A 5.2-GHz CMOS receivers with 62-dB image rejection,” IEEE Journal of Solid State Circuits, vol. 36, no. 5, pp. 810–815, May 2001.

[21] Kang Yoon Lee et al., “Full-CMOS 2GHz WCDMA direct conversion transmitter

and receiver,” IEEE Journal of Solid State Circuits, vol. 38, no. 1, pp. 43–53, Jan.

2003.

[22] Takafumi Yamaji and Hiroshi Tanimoto, “A 2GHz balanced harmonic mixer for direct conversion receivers,” IEEE 1997 Custom Integrated Circuits Conference, pp. 193-196.

[23] Zhaofeng Zhang, Zhiheng Chen, and Jack Lau, “A 900MHz CMOS balanced harmonic mixer for direct conversion receivers,” IEEE Radio and Wireless Conference, 2000, pp.219-222.

[24] Iason Vassiliou et al., “A single-chip digitally calibrated 5.15-5.825-GHz 0.18-um CMOS transceiver for 802.11a wireless LAN,” IEEE Journal of Solid State Circuits, vol. 38, no. 12, pp. 2221–2231, Dec. 2003.

[25] M. Lehne, J. T. Stonick, and U. Moon, “An adaptive offset cancellation mixer for direct conversion receivers in 2.4GHz CMOS,” Proc. ISCAS, vol. 1, pp. 319-322, 2000.

[26] Behzad Razavi, “A 900-MHz CMOS direct conversion receiver,” IEEE Symposium VLSI Circuits Digest, pp. 113–114, June 1997.

[27] Masoud Zargari et al., “A 5-GHz CMOS transceiver for IEEE 802.11a wireless LAN system,” IEEE Journal of Solid State Circuits, vol. 37, no. 12, pp. 1688–1694, Dec. 2002.

[28] Chan-Hong Park, Ook Kim, and Beomsup Kim, “A 1.8-GHz self-calibrated phase-locked loop with precise I/Q matching,” IEEE Journal of Solid State Circuits, vol. 36, no. 5, pp. 777–782, May 2001.

[29] S. H. Wang et al., “A 5-GHz band I/Q clock generator using a self-calibration technique,” Proc. of 28th Eur. of Solid State Circuits Conf., pp. 807–810, Sep. 2002.

[30] Ahmadreza Rofougaran et al., “A 900-MHz CMOS LC-oscillator with quadrature outputs,” ISSCC Digest of Technical Papers, pp. 316-317, Feb. 1996.

[31] Hyung Ki Ahn, In-Cheol Park, and Beomsup Kim, “A 5-GHz self-calibrated I/Q clock generator using a quadrature LC-VCO,” Proc. ISCAS, vol. 1, pp. 797-800, 2003.

[32] Aarno Pärssinen et al., “A 2-GHz wide-band direct conversion receiver for WCDMA applications,” IEEE Journal of Solid State Circuits, vol.34, no. 12, pp.

1893-1903, Dec. 1999.

[33] Ting-Ping. Liu and Eric Westerwick, “5-GHz CMOS radio transceiver front-end chipset,” IEEE Journal of Solid State Circuits, vol.35, no. 12, pp. 1927-1933, Dec.

2000.

[34] K. Langen and J. H. Huijsing, “Compact low-voltage power efficient operational amplifier cell for VLSI,” IEEE Journal of Solid State Circuits, vol.33, no. 10, pp.

1483-1496, Oct. 1998.

[35] M. N. El-Gamal, K. H. Lee, and T. K. Tsang, “Very low-voltage (0.8V) CMOS receiver frontend for 5 GHz RF applications,” IEE Proceedings Circuits Devices and Systems, Vol. 149, Issue 56, pp.355-362, Oct.-Dec. 2002.

[36] Chia-Wei Wu and Klaus Yung-Jane Hsu, “A low-voltage, low-power direct- conversion CMOS receiver for 5GHz wireless LAN,” IEEE Proceedings ASIC, Vol.

2, pp.1021-1024, Oct. 2003

[37] Chung-Yu Wu and Chung-Yun Chou, “A 5-GHz CMOS double-quadrature receiver for IEEE 802.11a applications,” IEEE Symposium VLSI Circuits Digest, pp.

149–152, June 2003.

[38] P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuit. John Wiley & Sons Inc, fourth edition, 2001.

[39] Marc A. Borremans and Michiel S. J. Steyaert, “A 2-V, low distortion, 1-GHz CMOS up-conversion mixer,” IEEE Journal of Solid State Circuits, vol.33, no. 3, pp. 359-366, Mar. 1998.

[40] IEEE Std 802.11a-1999, “Part11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications: High Speed Physical Layer in the 5 GHz Band,”

[41] Thomas H. Lee, Hirad Samavati, and Hamid R. Rategh, “5-GHz CMOS wireless LANs,” IEEE Trans. Microwave Theory and Techniques, vol. 50, no. 1, pp.

268-280, Jan 2002.

[42] Derek K. Shaeffer and Thomas H. Lee, The Design and Implementation of Low-Power CMOS Radio Receivers, Kluwer Academic Publishers.