Because of the quadratic relationship between power and voltage, supply voltage reduction has become an important method for reducing active power in VLSI systems, improving reliability of highly scaled MOSFETs, and minimizing the effects of heat dissipation in high-performance systems. In fact, several low power sub-volt consumer products, including microprocessors, have already emerged [43], [44], [45]. Device scaling can lead to high lateral and vertical fields, which can cause breakdown and increase tunneling currents, both of which are mitigated by reducing supply voltage. The International Technology Roadmap for Semiconductors (ITRS) [46] expects sub-I V nominal supply voltages for low operating power at the 90 nm technology node, decreasing to only 0.5 V at the 22 nm node. The trend of low voltage operation is rising because of power issue.
The proposed dual output clock generator can be adjusted to operate with low power voltage. The low voltage operation can further reduce the power consumption and make it easy to integrate with low voltage system. The advance
104
power management concept also can be implemented and connected to proposed multi output clock generator. It can help to verify the advance power management concept and measure the gain and overhead to evaluate the trade off.
Fig 6.1 shows the conceptual advance power management system.
The future work of the solar cell power management system is to further increase the management system functions. The proposed solar cell power management system will charge the battery any time the PV cell is power, and the output voltage nodes -0.5V and 1V is always supply. The more flex control scheme can be designed to control the output nodes to be on or off and control the charge battery decision. Also, the solar cell power management can be designed to be able to work with different kinds of solar cell. Different has different specs and I-V characteristic. The more wide operation range of the solar
Multi Outputs Clock generator
Sub-Block Circiut 1
Sub-Block Circiut 2
Circuit Detector Circuit
Detector
CLK1 CLK2
Fig 6.1 The advance power management concept
105
cell power management system will make it easy to applied to different solar cell product and extend the adaptability and flexibility. The computation circuit attach to the solar cell power management system can be design and integrate to the system. This will form a whole system from energy harvest, DC/DC converter, the main computation circuit. This can be the prototype of complete specify portable system, and various portable system can be designed by attaching different computation circuits. The solar cell power management can be the platform connects to different portable systems.
106
REFERENCE
[1] N. T. Hieu, T. W. Lee, H. H. Park, “All-Digital Phase-Locked Loop for Optical Interconnect Applications,” Advanced Communication Technology,
Vol. 3, pp.1829-1832, Feb. 2007.
[2] R.B. Staszewski, K. Muhammad, D. Leipold, “Digital RF Processor Techniques for Single-Chip Radios,” IEEE CICC, pp.789–796, Sept. 2006.
[3] D. Sheng, C. C. Chung, C. Y. Lee, “A Fast-Lock-In ADPLL with High-Resolution and Low-Power DCO for SoC Applications,” IEEE APCCAS, pp.105-108, Dec. 2006.
[4] M. Kossel, T. Morf, W. Baumberger, A. Biber, C. Menolfi, T. Toifl, M. Schmatz,
“A Multiphase PLL for 10 Gb/s Links in SOI CMOS Technology,” IEEE RFIC Symposium, pp. 207–210, June. 2004.
[5] J. S. Wang, Y. M. Wang, C. H. Chen, Y. C. Liu, “An ultra-low-power fast-lock-in small-jitter all-digital DLL,” IEEE ISSCC Dig. Tech. Papers, vol. 1, pp. 422-607, Feb.
2005.
[6] T. C. Weigandt, B. Kim, P. R. Gray, ‘Timing Jitter Analysis for High-Frequency, Low-Power CMOS Ring-Oscillator Design”, IEEE ISCAS, June. 1994.
[7] Floyd M. Gardner, “Charge-Pump PhaseLocked Loops”. IEEE Trans. On Commrcnications, vol. COM-28. no. 11, Nov. 1980.
[8] J. Sonntag, R. Leonowich, “A Monolithic CMOS 10 MHz DPLL for Burst-Mode Data Retiming”. IEEE ISSCC. vol. 33, pp. 104-105, Feb. 1990.
[9] M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G.Welbers, “Matching properties of MOS transistors,” IEEE JSSC, vol. 24, pp. 1433–1440, Oct. 1989.
[10] A. Hastings, “The Art of Analog Layout. Englewood Cliffs,” NJ: Prentice- Hall, 2001.
107
[11] T. C.Weigandt, B. Kim, and P. R. Gray, “Timing jitter analysis for high
frequency,low-power CMOS ring-oscillator design,” presented at the Proc. Int. Symp.
Circuits and Systems, London, U.K., June. 1994.
[12] H. B. Bakoglu, “Circuits, Interconnections, and Packaging for VLSI. Reading,”
MA: Addison-Wesley, 1990.
[13] P. Larsson, “Power supply noise in future ICs: A crystal ball reading,” IEEE CICC, 1999, pp. 467–474.
[14] -- “di=dt noise in CMOS integrated circuits,” Analog Integrated Circuits and Signal Processing, no. 1/2, pp. 113–130, Sept. 1997.
[15] Y. Okazaki et al., “Characteristics of a new isolated p-well structure using thin epitaxy over the buried layer and trench isolation,” IEEE Trans. Electron Devices, vol.
39, pp. 2758–2764, Dec. 1992.
[16] R. B. Merrill, W. M. Young, and K. Brehmer, “Effect of substrate material on crosstalk in mixed analog/digital integrated circuits,” in Proc. IEEE IEDM, 1994, pp.
433–436.
[17] K. Joardar, “Substrate crosstalk in BiCMOS mixed mode integrated circuits,”
Solid-State Electron., vol. 39, no. 4, pp. 511–516, Apr. 1996.
[18] P. Larsson, “Measurements and analysis of PLL jitter caused by digital switching noise,” IEEE JSSC, vol. 36, pp. 1113–1119, July. 2001.
[19] A. P. Chandrakasan , R. W. Brodersen, editors. “Low- Power CMOS Design,”
Wiley-IEEE Press, 1997.
[20] D.M. Chapiro, “Globally Asynchronous Locally Synchronous Systems,” PhD thesis, Stanford University, 1984.
[21] A. Iyer , D. Marculescu, “Power and Performance Evaluation of Globally Asynchronous Locally Synchronous Processors,” International Symposium on Computer Architecture, pp. 158-170, May. 2002.
108
[22] G. Magklis et al., “Profile-based Dynamic Voltage and Frequency Scaling for a Multiple Clock Domain Microprocessor,” International Symposium on Computer Architecture, pp. 14-27, June. 2003.
[23] G. Semeraro et al., “Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling”, Proc. 8th Int’l Symp. High- Performance Computer Architecture, pp. 29-40, 2002.
[24] G. Semeraro et al., “Dynamic Frequency and Voltage Control for a Multiple Clock Domain Microarchitecture”, Proc. 35th Ann. IEEE/ACM Int’l Symp.
Microarchitecture, pp. 356-370, 2002.
[25] Iyer A and Marculescu D., “Power efficiency of voltage scaling in multiple clock, multiple voltage cores”, International Conference on Computer-Aided Design, pp.
379-386, 2002.
[26] Eswaran A and Chen S, “All-domain fine grain dynamic speed/voltage scaling for GALS processors”, 2003,
URL http://www.ece.cmu.edu/~schen1/ece743/proposal_up.pdf.
[27] J. Rong, Z. Xianjun, C. Liang, Z. Junfeng, ” The Implementation and Design of a Low-Power Clock Distribution Microarchitecture,” International Conference on Networking, Architecture, pp. 21-30 29-31, July. 2007.
[28] Reinman G. and Jouppi N., “An Integrated Cache Timing and Power Model”.
Technical report 2000/7, Western Research Laboratory, USA, 2000.
[29] Wang Yongwen and Zhang Minxuan, “Microarchitecture-Level Power Modeling and Analyzing for High-Performance Microprocessors”, Chinese Journal of
Computers, Vol.27, pp.1320-1327, Nov. 2004.
[30] Wang Yongwen and Zhang Minxuan, “IMPACT XP: An Integrated Performance / Power Analysis Framework for Compiler and Architecture Research”,
Chinese Journal of Electronics,, Vol.13, pp. 250-253, Nov. 2004
109
[31] Chang P., Mahlke S., Chen W. et al., “An Architectural Framework for Multiple-instructionissue Processors”, International Symposium on Computer Architecture, pp. 266-275, 1991.
[32] B.W. Garlepp, K.S. Donnelly, J. Kim, P.S. Chau, J.L. Zerbe, C. Huang, C.V. Tran, C.L. Portmann, D. Stark, Y. F. Chan, T.H Lee, M.A Horowitz, “A portable digital DLL for high-speed CMOS interface circuits,” IEEE JSSC, Vol. 34, No.5, pp.632-644, May.
1999.
[33] D.E. Calbaza, Y. Savaria, “A Direct Digital Period Synthesis Circuit”, IEEE JSSC, Vol. 37, No.8, pp. 1039-1045, Aug. 2002.
[34] B. Pontikakis, H. T. Bui, F.R Boyer, Y. Savaria, ” A Low-Complexity High-Speed Clock Generator for Dynamic Frequency Scaling of FPGA and Standard-Cell Based Designs,” IEEE International Symposium on Circuits and Systems, pp:633–636, May.
2007.
[35] J. H. Kim, Y. H. Kwak, M. Kim, S. W. Kim, C. Kim, “A 120-MHz–1.8-GHz CMOS DLL-Based Clock Generator for Dynamic Frequency Scaling,” IEEE JSSC,Vol 41, No.9, pp.2077-2082, Sept. 2006.
[36] R.E.Best, “Phase-locked loops: Theory , Design and Applications,” New York:
McGraw-Hill, 1984.
[37] M. Maymandi-Nejad et al., “A Monotonic Digitally Controlled Delay Element,”
IEEE JSSC, vol. 40, no. 11, pp. 2212-2218, Nov. 2000.
[38] C. C. Hua, J. R. Lin, and C. Shen, ”Implementation of a DSP-Controlled Photovoltaic System with Peak Power Tracking,” IEEE Transactions on Industrial Electronics, vol. 45, No. 1, pp. 99-107, Feb. 1998.
[39] C.Y. Tsui, H. Shao, W. H. Ki and F. Su, ”Ultra-Low Voltage Power Management and Computation Methodology for Energy Harvesting Applications,” Symposium on VLSI Circuits Digest of Technical Papers, pp. 316-319, 2005.
110
[40] H. Shao, C. Y. Tsui and W. H. Ki, ”A Micro Power Management System and Maximum Output Power Control for Solar Energy Harvesting Applications,” IEEE ISLPED, pp. 298-303, Aug. 2007.
[41] H. Lhermet, C. Condemine, M. Plissonnier, R. Salot, P. Audebert, and M.
Rosset, ”Efficient Power management Circuit: From Thermal Energy Harvesting to Above-IC Microbattery Energy Storage,” IEEE JSSC, vol. 43, No. 1, pp. 246-254, Jan.
2008.
[42] M. Glavin and W.G. Hurley, ”Battery Management System for Solar Energy Applications,” International Universities Power Engineering Conference, Vol.1, pp.79-83, Sept. 2006.
[43] (2005) [Online]. http.//www.transmeta.com/crusoe.
[44] (2005) [Online]. http:/www.amd.com/us-en/0..3715_12353.00.html
[45] (2005) ITRS. [Online]. http://public.itrs.net.
111
Vita
PERSONAL INFORMATION
Birth Date: November. 04, 1983 Birth Place: Taipei, Taiwan, R.O.C.
Address: Department of Electronics Engineering National Chiao Tung University
1001 Ta-Hsueh Road
Hsin-chu, Taiwan 30010, R.O.C.
E-Mail Address: [email protected]
EDUCATION
B.S. [2006] Department of Electronics Engineering, National Chiao-Tung University.
M.A.[2008] Institute of Electronics, National Chiao-Tung University.