Chapter 4 Design of Double-Sampling Pipelined Analog-to-Digital
4.4 The implementation of 10-Bit Double-Sampling Pipelined ADC
4.4.7 Clock Generator
Figure 4.36 Two-phase clock generator for double-sampling pipelined ADC
The two-phase clock generator for the double-sampling pipelined ADC is
illustrated in Figure 4.36. The input clock ,clkin, is inserted off-chip in the frequency of 200MHz. Two non-overlapping phases, shown in Figure 4.37, are delivered for proper operation of switched capacitor circuits in the frequency of 100MHz respectively. The characteristic of this scheme is the adoption of the short pulse Cs of the width ∆ and frequency 200MHz, which changes from 0 to 1 on the rising edge of clkin, illustrated in Figure 4.38. The short pulse Cs cause a high-to-low transition at the output of the inv1, which has its output at logic level one. Therefore, the falling edges of the clka and clkb can be controlled uniformly by the short pulse Cs. [37]
Figure 4.37 Simulated results of the non-overlapping clocks
Figure 4.38 Timing diagram of the clock generator
As a result, uniform sampling clocks can be reached to minimize time-skew
problems in the double-sampling pipelined ADC. A possible disadvantage of this circuit will be that a short time makes the pmos of inv1 and M1, or, the pmos of inv2 and M2 simultaneously on. It will increase the power dissipation a little, but it can be negligible in the overall power consumption.
4.4.8 Registers and Digital Error Correction Logics
The registers are used to make the output codes from 9 stages synchronous and the final 10-bit codes are stored in registers after processing by digital error correction logics. Positive edge-triggered true single-phase clocked D-flips are adopted in the design of the registers, as shown in Figure 4.39. Only one clock phase is needed in the register and the complexity of the register arrays can be reduced.
Figure 4.39 Positive edge-triggered true single-phase clocked D-flip
The digital output codes in each stage must be calibrated by the digital correction logics. It recombined the nine 1.5-bit codes by overlapping adding operation.
Combining the register array and digital correction logics implement the backend design of the ADC shown in Figure 4.40.
Figure 4.40 Shift register arrays and digital error correction logics
4.4.9 Simulated Results of Pipelined ADC
The 10-bit, 200MS/s double-sampling pipelined A/D converter with the 1.8V supply voltage is implemented. With the ideal DAC, the 10-bit output digital codes are converter to analog signal. Figure 4.41 shows the simulated result of the pipelined ADC when applying the 1 MHz sine-wave to the inputs. The spectrum of the reconstructed 0.98 MHz sine wave is shown in Figure 4.42 and the SNDR is about 56.14 dB.
Figure 4.41 Simulated result of the pipelined ADC with the sine-wave input signal
Figure 4.42 The spectrum of the 0.98 MHz sine wave
Figure 4.43 shows the simulated results through the ideal DAC when applying the ramp signal to input.
Figure 4.43 Simulated result of the pipelined ADC with the ramp input signal
Then the results are analyzed for characterizing the linearity of the ADC. However, the linearity of the ADC could be realized by analyzing the parameters of the DNL and INL. The simulated results of the DNL and INL of the pipelined ADC are shown in Figure 4.44. The maximum DNL and INL are ±0.75 LSB and ±0.95 LSB.
Figure 4.44 Simulated results of DNL and INL
Table 4.4 summaries the simulated results of the pipelined ADC. Layout and floor plan of the experimental prototype chip are shown in Figure 4.45. This pipelined ADC was laid out on a 1.380×1.134 mm2 die that including digital circuits and the pad frame. In the layout, we use the mirror symmetry to enhance the rejection of common mode noises in the fully differential circuits. In this research, the analog circuit is
separated from the digital circuit and is powered from a separated power supply.
Parameters Simulated Results
Process TSMC 0.18µm CMOS
Mixed-Signal
Supply Voltage 1.8 V
Input Range ±0.6V Fully differential
Resolution 10 bits
Operation Frequency 200 MHz INL/DNL ±0.95 LSB /±0.75 LSB
ENOB(Fin=0.98MHz) 9.03 bits
SNDR (Fin=0.98MHz) 56.14 dB Power Dissipation 103.28 mW
Chip Size 1.380mm×1.134mm
Table 4.4 Summary of simulated results of the double-sampling pipelined ADC
(a) Layout
(b) Floor plan
Figure 4.45 (a) Layout and (b) floor plan of the pipelined ADC
Chapter 5
Test Setup and Experimental Results
5.1 Introduction
The double-sampling pipelined ADC has been implemented by TSMC 0.18um 1P6M CMOS Mixed-Signal process. In this chapter, the testing environment, the printed circuit board (PCB) circuits and required instrument for testing are introduction. Finally, the experimental results are summarized.
5.2 Test Setup
Figure 5.1 Testing setup
A schematic of the measurement setup used to evaluate the double-sampling pipelined ADC performance is presented in Figure 5.1. Figure 5.2 shows a photograph of the PC board used in the experimental evaluations. In Figure 5.1 it consists of the
analog power regulator, the digital power regulator, the function generator, the clock generator, the reference and bias voltage generator, and the logic analyzer.
Figure 5.2 The photograph of the experimental pipelined ADC DUT board
5.2.1 Power Supply Regulators
The power supply is divided into two main parts to support the analog voltage VDDA and digital VDDD to avoid noise coupling between analog and digital circuit.
Therefore, these two powers have their own regulator and the output voltage, and the analog ground and digital ground are isolated to each other.
The analog and digital power supplies are generated by the application of the LM317 adjustable regulators shown in Figure 5.3. The input voltage of the regulator circuit is connected to a 9V battery, and the output voltage is specified in 1.8V. The regulator circuit requires two resistors to define the output voltage. [38] The output
voltage of the Figure 5.3can be expressed as
1.25 1 2 2
1
out ADJ
V R I R
R
⎛ ⎞
= ⋅ +⎜⎝ ⎟⎠⋅ ⋅ , (5.1)
where IADJ is the DC current that flows out of the adjustment terminal ADJ of the regulator.
LM 317
Vin Vout
ADJ
Vin Vout
R1
R2 C1
C2
Figure 5.3 Power supply regulator
The outputs of the regulators are bypassed on the PCB with the filter tank. The bypassed filter network is combined by 10uF, 1uF, 0.1uF, and 0.01uF capacitors as shown in Figure 5.4. The capacitor arrangement in Figure 5.4 provides decoupling of both low frequency noise with large amplitude and high frequency noise with small amplitude.
Figure 5.4 Bypass filter at the output of the regulator
5.2.2 Input Termination Circuit
The applied input signal to the DUT is buffered and converted to balanced differential forms by the circuit shown in Figure 5.5. By using the configuration of an inverting opamp and a non-inverting opamp, the differential signals are generated and delivered to the AC coupled circuit. [22] [39] [40] [41]
Figure 5.5 Single to differential circuit
Figure 5.6 AC coupled circuit
The AC couple circuit is illustrated in Figure 5.6. The outputs of the AC coupled circuits are terminated on the DUT with one pole low pass filters as shown in Figure 5.6. With the AC coupled circuit, we can prevent the aliasing of high frequency noise components into the baseband and attenuate charge kickback from the sampling switches in the DUT into the input source.
5.2.3 Measured Instruments
The input signal to the DUT is provided by the signal generator, Agilent E4438C, shown in Figure 5.7. The clock signal is generated by a pulse/pattern generator Agilient 81130A, shown in Figure 5.8. The output bit streams of the DUT are fed to the logic analyzer, HP 16702B, shown in Figure 5.9. The 10-bit output data was primarily captured and stored in the logic analyzer. By transferring the digital data from the logic analyzer, the converter outputs were processed and analyzed using MATLAB in the personal computer.
Figure 5.7 Signal Generator Agilent E4438C
Figure 5.8 Pulse/pattern generator Agilient 81130A
Figure 5.9 Logic analyzer HP 16702B
5.3 The Package and Pin Configuration
Figure 5.10 shows the die photomicrograph of the experimental double-sampling pipelined ADC. Figure 5.11 presents the pin configuration and lists the pin assignments of the experimental pipelined ADC.
Figure 5.10 Die photomicrograph of the pipelined ADC
Figure 5.11 (a) Pin configuration diagram and (b) Pin assignment 6 CLOCK In System clock input 7 NC - No connection 8 DGND In Digital ground 9 DVDD In Digital power supply 10 AGND In Analog ground 11 NC - No connection 12 AVDD In Analog power supply 13 REFP In Reference voltage＞Vcm 29 AGND In Analog ground 30 Vba4 In Bias voltage 31 Vba1 In Bias voltage 32 Vcm In Common mode voltage 33 Vinn In Input signal (180°) 34 Vinp In Input signal (0°) 35 AVDD In Analog power supply 36 NC - No connection
5.4 Experiment Results of Pipelined ADC
The pipelined ADC has fabricated in 0.18µm CMOS process. The chip was powered by the 1.8 V analog and digital circuits supply. A 1 MHz sine wave is applied to the ADC and operates at the 100 Msample/s and 150 Msample/s conversion rate, respectively. The output 10-bit streams of the DUT collected by the logic analyzer and the plot chart are shown in Figure 5.12 and 5.13.
(a) (b)
Figure 5.12 Measured results for 100 Msample/s conversion rate (a)Output bit streams (b) Plot chart
Figure 5.13 Measured results for 150 Msample/s conversion rate (a)Output bit streams (b) Plot chart
From the measured results shown in Figure 5.12 and 5.13, the signal to noise ratio is calculated by collecting 65536 samples of the input signal and performing a 65536 point fast Fourier transform shown in Figure 5.14. This result shows that SNDR are about 32.14 dB and 30.78 dB for 100 and 150 Msample/s conversion rate respectively.
(a) (b)
Figure 5.14 65536 points FFT at 1MHz input frequency for (a) 100 MHz sampling frequency (b) 150 MHz
These harmonic distortions are caused by the nonlinear of the op-amp and mismatch of the two sampling paths. The worst reason is that the DC gain of the op-amp at the highest output swing is no longer large enough to meet the required specification. Furthermore, the charge injection and common mode drift issues both are the possible reasons. In addition, when the sampling rate is large than 150 Msample/s, the plot chart of the ADC doesn’t show the similar sine-wave. Probably the input signal and the sampling rate are coupled each other, thus the input signal is influenced and clipped. Figure 5.15 shows the SNDR for different sampling rate.
Table 5.1 summaries the measured results of the pipelined ADC.
Figure 5.15 The SNDR against the sampling rate
Parameters Measured Results
Process TSMC 0.18µm CMOS
Mixed-Signal
Supply Voltage 1.8 V
Input Range ±0.6V Fully differential Operation Frequency 150 MHz
SNDR for a 1 MHz input 30.78 dB
ENOB 4.82bits
DNL/INL 5.43/18.62 LSB
Power Dissipation 103 mW
Chip Size 1.380mm×1.134mm
Table 5.1 Summary of measured results of the pipelined ADC
Chapter 6
Conclusions
6.1 Conclusion
In thesis, a double-sampling pipelined ADC has been designed, laid-out, fabricated, and tested. With the technique of double-sampling, the specifications of the operational amplifier can be relaxed and the conversion rate of the pipelined ADC is duplicated compared with the single-sampling ADC.
Although the technique of double-sampling can increase the conversion rate, some non-idealities also comes along in the double-sampling pipelined ADC. Besides the non-idealities in the single-sampling pipelined ADC, such as the charge injection error, offset error, and gain error, the mismatches between the two paths have to be considered. We have discussed these problems in chapter 3.
The chip was fabricated by TSMC 0.18um 1P6M CMOS process. The measured results are 32.14dB in the 100MHz conversion rate. The maximum conversion rate in the measurement is worse than the simulation, because the design of the opamp is not good enough and settling error increases. Therefore, the output residue of each stage can not be settled properly when increasing the sampling frequency. On the other hand, there are many extra parasitic capacitors that the post-layout extraction didn’t extract out, and the measuring skills are not good enough, and any other reasons like the instrument issue and the high frequency effects that need to discover and study.
6.2 Future Work
As the mismatches between the paths result in severe distortions in the spectrum, the performance of the measurement is not satisfied. Therefore, it is an important issue to reduce the gain mismatch, offset mismatch, and timming mismatch. If we continue to research on the same topic, we will try to add some calibration methods to correct the nonidealities in the double-sampling pipelined ADC. As time goes by, a wide variety of calibration techniques has been proposed. Digital or analog calibration methods may be applied to the design for the double-sampling pipelined ADC. Based on the architecture of double-sampling pipelined ADC, the time-interleaved ADC can be established by combining more channels of double-sampling pipelined ADC. As a result, the sampling rate can be increased much greatly.
On the other hand, low voltage low-power design is the other topic to study for the future work. With the reduced supply voltage, we have to do efforts to improve the performance of the opamp to reach the accuracy of the ADC. And in order to reduce the power consumption, scaling down the sampling capacitors stage by stage will be necessary.
Bibliography
[01] “Data Converters”, Analog and Mixed Signal Center, TAMU
[02] Joao Goes, Joao C. Vital, and Jose Franca, “SYSTEMATIC DESIGN FOR OPTIMISATION OF PIPELINED ADCs”, Kluwer Academic Publishers, Boston, 2001.
[03] “INL/DNL Measurements for High-Speed Analog-to-Digital Converters (ADCs)”, Maxim Integrated Products.
[04] D.A. Johns and K. Martin, “Analog Integrated Circuit Design”, John Wiley &
Sons, Inc., 1997.
[05] “Defining and Testing Dynamic Parameters in High-Speed ADCs＂, Maxim Integrated Products.
[06] P.E. Allen and D.R. Holberg, “CMOS Analog Circuit Design”, 2nd edition, Published by Oxford University Press, Inc., 2002.
[07] S.H. Lewis and P.R. Gray, “A Pipelined 5-Msamples/s 9-bit Analog-to-Digital Converter”, IEEE Journal of Solid State Circuits, Vol. SC-22, pp. 954-961, Dec.
1987.
[08] D.Y. Wang and H.P. Chou, “A Two-Stage Pipelined Cyclic ADC for X/Gamma Spectroscopy”, IEEE Nuclear Science Symposium Conference Record, Vol. 2, pp. 1238-1241, Oct. 2003.
[09] S.H. Lewis, H.C. Fetterman, G.F. Gross, Jr., R. Ramachandran, and T.R.
Viswanathan, “A 10-b 20-Msample/s Analog-to-Digital Converter”, IEEE Journal of Solid-State Circuits, Vol. 27, No. 3, March 1992.
[10] Lewis, S.H.; Fetterman, H.S.; Gross, G.F., Jr.; Ramachandran, R.; Viswanathan, T.R.;“A PIPELINED 9-STAGE VIDEO-RATE ANALOG-TO-DIGITAL CONVERTER” Custom Integrated Circuits Conference, 1991., Proceedings of the IEEE 1991, , pp. 26.4/1 - 26.4/4, 12-15 May 1991.
[11] Jason Hsieh, “High Speed and High Resolution A/D Converter Design”, Chip Implementation Center.
[12] George Chien, “High-Speed, Low-Power, Low Voltage Pipelined Analog -to- Digital Converter”, B.S. (University of California, Los Angeles) 1993.
[13] Andrew Masami Abo, “Design for Reliability of Low-voltage, Switched - capacitor Circuits”, B.S. (California Institute of Technology) 1992.
[14] B.-S. Song, M. F. Tompsertt, K. R. Lakshmikumar, “A 12-b 1-Msamples/s Capacitor Error Averaging Pipelined A/D Converter,” IEEE J. Solid-State Circuits, vol. 23, no. 6, pp. 1324–1333, Dec. 1988.
[15]Yu, P.C.; Hae-Seung Lee, “A 2.5-V, 12-b, 5-MSample/s Pipelined CMOS ADC”, IEEE J. Vol. 31, Issue 12, pp. 1854 – 1861, Dec. 1996.
[16] Tat Choi; Brodersen, R., “Considerations for high-frequency switched-capacitor ladder filters”, Circuits and Systems, IEEE Transactions, Vol. 27, Issue 6, pp.
545 - 552, Jun 1980.
[17] Bazarjani, S. Snelgrove, M., “A 40MHz IF Fourth-Order Double- Sampled SC Bandpass Σ∆ Modulator”, Circuits and Systems, 1997. ISCAS '97., Proceedings of 1997 IEEE International Symposium on, Vol. 1, pp. 73-76, 9-12 Jun 1997.
[18] Mikko E. Waltari & Kari A.I. Halonen, ‘‘CIRCUIT TECHNIQUES FOR LOW -VOLTAGE AND HIIGH-SPEED A/D CONVERTERS’’, 2002 Kluwer Academic Publishers, Boston.
[19] Bazarjani, S.; Snelgrove, W.M., “A 160-MHz Fourth-Order Double -Sampled SC Bandpass Sigma-Delta Modulator”, Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions, Vol. 45, Issue 5, pp. 547 – 555, May 1998.
[20] Lauri Sumanen, ‘‘Pipeline Analog-to-Digital Converters for Wide-Band Wireless Communications’’, Helsinki University of Technology Electronic Circuit Design Laboratory Report 35, Espoo 2002.
[21] Shi Chunlei., Ismail Mohammed. “DATA CONVERTERS FOR WIRELESS STANDARDS”, Boston Kluwer Academic Publishers, 2002.
[22] 鄭光偉,＂一伏十位元 CMOS 導管式類比數位轉換器＂,國立台灣大學/電機 工程學研究所/90/碩士/90NTU00442109.
[23] Klaas Bult and Govert J.G.M. Deelen, “A Fast-Settling CMOS Op Amp for SC Circuits with 90-dB DC Gain ” IEEE Journal of Solid State Circuits, Vol. 25, No.6, pp. 1379 – 1384,December 1990.
[24] Nakamura, K.; Carley, L.R.; “An Enhanced Fully Differential Folded-Cascode Op Amp”IEEE Journal of Solid-State Circuits, Vol. 27, Issue 4, pp. 563 – 568, April 1992.
[25] Behzad Razavi, “Design of Analog CMOS Integrated Circuit”, McGraw-Hill Companies, Inc., International Edition, 2001.
[26] Noman, A.; Dessouky, M.; Sharaf, K., ‘‘A Dual Phase SC CMFB Circuit for Double Sampling Modulators’’, Circuits and Systems, 2003. MWSCAS '03.
Proceedings of the 46th IEEE International Midwest Symposium, Vol. 1, pp.
287 – 290, 27-30 Dec. 2003.
[27] Waltari, M.; Halonen, K., “Bootstrapped switch without bulk effect in standard CMOS technology”, Electronics Letters, Vol. 38, Issue 12, , pp. 555 – 557 ,6 June 2002.
[28] Lee, T.-S.; Lu, C.-C.; “Design techniques for low-voltage high-speed Pseudo -differential CMOS track-and-hold circuit with low hold pedestal”, Electronics
Letters, Vol. 40, Issue 9, pp. 519 – 520, 29 April 2004.
[29] Li Yu; Snelgrove, M., “Mismatch cancellation for double-sampling sigma-delta modulators”, Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium, Vol. 1, pp. 356 – 359, 31 May-3 June 1998.
[30] Waltari, M.; Halonen, K., “Timing skew insensitive switching for double-sampled circuit”,Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium, Vol 2, pp. 61 – 64, 30 May-2 June 1999.
[31] L. Sumanen, M. Waltari, V. Hakkarainen, and K. Halonen, “CMOS dynamic comparators for pipeline A/D converters”, IEEE International Symposium on Circuits and Systems, Vol. 5, pp. 157-160, May 2002.
[32] L. Sumanen, M. Waltari, and K. Halonen, “A MISMATCH INSENSITIVE CMOS DYNAMIC COMPARATOR FOR PIPELINE A/D CONVERTERS”, IEEE International Conference on Electronics, Circuits and Systems, Vol. 1, pp.
32-35, Dec. 2000.
[33] L. Sumanen, M. Waltari, V. Hakkarainen, and K. Halonen, “CMOS dynamic comparators for pipeline A/D converters”, IEEE International Symposium on Circuits and Systems, Vol. 5, pp. 157-160, May 2002.
[34] Samiran Halder, Arindrajit Ghosh, Ravi sankar Prasad,Aniban hatterjeee ,Swapna Banerjee,, “A 160MPS 8-bit Pipeline Based ADC”,VLSI Design, 2005. 18th International Conference, pp.313 - 318, 3-7 Jan. 2005.
[35] Waltari, M.; Halonen, K.; “A 10-bit 220-MSample/s CMOS sample-and-hold circuit”Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE
International Symposium, Vol. 1, pp. 253 – 256, 31 May-3 June 1998.
[36] Sumanen, L.; Waltari, M.; Halonen, K.A.I.; “A 10-bit 200-MS/s CMOS Parallel Pipeline A/D Converter”, IEEE Journal ofSolid-State Circuits, Vol. 36, Issue 7, pp.1048 – 1055, July 2001.
[37] Manganaro, G.;, “An improved phase clock generator for interleaved and double-sampled switched-capacitor circuits”, Electronics, Circuits and Systems, 2001. ICECS 2001. The 8th IEEE International Conference, Vol. 3, pp.1553 – 1556, 2-5 Sept. 2001.
[38] “LM317 1.2V TO 37V VOLTAGE REGULATOR” Data Sheet,勝特力電子.
[39]黃善君 “10 位元 10MHz 導管式類比數位轉換器數位較正方法之研製” 國立