Future works

In spite of a frequency synthesizer applied to 802.11a has already been successfully fabricated, there are still some space left for improvement. Scaling the chip size down and efficiently suppress the power dissipation are good aspects since which can be clearly told from the layout shown before that some space is wasted by some overlong control signal paths and dummy. Furthermore, we can try to lower down the supply voltage to 1V and modified the circuit architecture to reduce power consumption. So a more compact chip with lower power dissipation can be expected.

Besides that, the pulse-swallow counter we adopted in this design actually existing some problems while putting into practice. Time delay consideration and clock control which easily vary as seen while during simulation determine whether the counter derives

the right compared signal or not. Consequently finding new substitute architectures or taking every possible problem into consideration will enhance the possibility for a circuit to functions well.

Ultra wide-band systems have recently received a great deal of interest due to their potential for high-speed wireless communication. Not only offers a promising solution to the RF spectrum drought by allowing new services to coexist with current radio systems with minimal or no interference, but also brings the advantage of avoiding the expensive spectrum licensing fees that providers of all other radio services must pay. In IEEE 802.15.3a, multi-band orthogonal frequency division multiplexing (MB-OFDM) with fast frequency hopping is proposed as a means of high bit-rate wireless communication in the UWB spectrum.

As the result, a proper transceiver design that applied to UWB system will be one of the main streams in the future. Although some articles mentioned that they are almost getting this job done, make it more complete and even better are still moving forward and needs great devotion. How to map out a well-performance frequency synthesizer that can carry out stable oscillating frequency varying from the lowest band group 3.1GHz to the highest one 10.6GHz and come to the specifications required by the system is our next objective.

Reference

[1] Evan R. Green and Sumit Roy, “System Architectures for High-rate Ultra-wideband Communication Systems: A Review of Recent Developments”, Intel Labs 2111 NE 25^th Ave. Hillsboro, OR97124

[2] Behzad Razavi, Turgut Aytur, Christopher Lam, Fei-Ran Yang, Kuang-Yu (Jason) Li, Ran-Hong (Ran) Yan, Han-Chang Kang, Cheng-Chung Hsu,and Chao-Cheng Lee, “A UWB CMOS Transceiver”, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 12, DECEMBER 2005

[3] Julien Ryckaert, Claude Desset, Vincent de Heyn, Mustafa Badaroglu, Piet Wambacq, Geert Van der Plas, Bert Van Poucke “Ultra-Wideband Transmitter for Wireless Body Area Network”, IMEC, Kapeldreef, 75 B-3001 Leuven Belgium

[4] Anuj Batra, Jaiganesh Balakrishnan, and Anand Dabak, “Multiband OFDM: Why it Wins for UWB”, Texas Instruments, 2006

[5] S. M. Sajad Sadough, Mahieddine M. Ichir, Emmanuel Jaffrot and Pierre Duhamel,

“Multiband OFDM UWB Channel Estimation Via A Wavelet Based EM-MAP Algorithm”, SPAWC, 2006, Juillet France

[6] Dr. Anuj Batra, “Multi-Band OFDM: Achieving High Speed Wireless Communications” Texas Instruments, August 22, 2004.

[7] Geum-Young Tak; Seok-Bong Hyun; Tae Young Kang; Byoung Gun Choi; Seong Su Park, “A 6.3-9-GHz CMOS fast settling PLL for MB-OFDM UWB applications”, Solid-State Circuits, IEEE Journal of Volume 40, Issue 8, Aug. 2005 Page(s):1671 - 1679 Digital Object Identifier 10.1109/JSSC.2005.852421.

[8] Detlev Theill, Christian Durdodt, Andre Hanke, Stefan Heinen, Stefan van Waasen, Dietolf Seippel, Duyen Pham-Stabner, Klaus Schumacher, “A Fully Integrated CMOS

Frequency Synthesizer for Bluetooth”, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, pp.103-106, Phoenix, Arizona, USA., May 20-22, 2001

[9] N.Pavlovic, J.Gosselin, K.Mistry, D.Lelnaerts, “A 10GHz Frequency Synthesizer for 802.11a in 0.18um CMOS”, 21-23 Sept. 2004 Page(s):367 – 370, Digital Object Identifier 10.1109/ESSCIR.2004.1356694

[10] C.B. Sia, K.W. Chan, C.Q. Geng, W. Yang, K.S. Yeo, M.A. Do, J.G.. Ma, S. Chu, K.W. Chew, “An Accurate and scalable Differential Inductor Design Kit”, 22-25 March 2004 Page(s):63 – 68

[11] Pietro Andreani, Sven Mattisson, “On the Use of MOS Varactors in RF VCO’s”, IEEE Journal of Solid-State Circuits, Volume 35, Issue 6, June 2000 Page(s):905 - 910 Digital Object Identifier 10.1109/4.845194.

[12] Thomas H.Lee, Hamid R.Rategh, “Multi-GHz Frequency Synthesis & Division:

Frequency Synthesizer Design for 5GHz Wireless LAN Systems”, Kluwer Academic Publishers, 2001

[13] C. Lam, B. Razavi, “A 2.6-GHz/5.2-GHz frequency synthesizer in 0.4-µm CMOS technology”, IEEE Journal of Solid-State Circuits, Volume 35, Issue 5, May 2000 Page(s):788 - 794 Digital Object Identifier 10.1109/4.841508

[14] N. Foroudi, T.A Kwasniewski, “CMOS High-Speed Dual-Modulus Frequency Divider For RF Frequency Synthesis”, IEEE Journal of Solid-State Circuits, Volume 30, Issue 2, Feb. 1995 Page(s):93 - 100 Digital Object Identifier 10.1109/4.341735.

[15] Jung-Eim Lee; Eun-Chul Park; Choong-Yul Cha; Hyun-Su Chae; Chun-Deok Suh;

Jeongwook Koh; Hanseimg Lee; Hoon-Tae Kim,” A frequency synthesizer for UWB transceiver in 0.13/spl mu/m CMOS technology”, Silicon Monolithic Integrated Circuits in RF Systems, 2006. Digest of Papers. 2006 Topical Meeting on 18-20 Jan.

2006 Page(s):4 pp. Digital Object Identifier 10.1109/SMIC.2005.1587974

[16] Weilun Shen, Kangmin Hu, Xiaofeng Yi, Ye Zhou, Zhiiang Hong, “A 5GHz CMOS

monolithic fractional-N frequency synthesizer”, ASIC 2005, ASICON 2005. 6th International Conference on Volume 2, 24-27 Oct. 2005 Page(s):624 – 627.

[17] Herzel, F, Fischer, G.; Gustat, H. ”An integrated CMOS RF synthesizer for 802.11a wireless LAN”, IEEE Journal of Solid-State Circuits, Volume 38, Issue 10, Oct. 2003 Page(s):1767 - 1770 Digital Object Identifier 10.1109/JSSC.2003.817601.

[18] Marsolais, A.; El-Gamal, M.N.; Sawan, M. “A CMOS frequency synthesizer covering the lower and upper bands of 5GHz WLANs”, Circuits and Systems, 2003. MWSCAS 2003, Proceedings of the 46th IEEE International Midwest Symposium on Volume 3, 27-30 Dec. 2003 Page(s):1146 - 1149 Vol. 3

[19] Leung, L.L.K.; Luong, H.C. ”A 1-V, 9.7mW CMOS frequency synthesizer for WLAN 802.11a transceivers”, VLSI Circuits, 2005. Digest of Technical Papers. 2005 Symposium on 16-18 June 2005 Page(s):252 - 255 Digital Object Identifier 10.1109/

VLSIC.2005.1469379.

[20] Yan Dan Lei, “A low power CMOS 2.4-GHz monolithic integer-N synthesizer for wireless sensor”, Radio-Frequency Integration Technology: Integrated Circuits for Wideband Communication and Wireless Sensor Networks, 2005. Proceedings. 2005 IEEE International Workshop on 30 Nov.-2 Dec. 2005 Page(s):219 - 222 Digital Object Identifier 10.1109/RFIT.2005.1598915

[21] Mano, M., “Digital Design: Second Edition”, Prentice-Hall Inc., USA, 1991.

[22] Sulaiman, M.S.; Khan, N ”A novel low-power high-speed programmable dual modulus divider for PLL-based frequency synthesizer”, Semiconductor Electronics, 2002.

Proceedings. ICSE 2002. IEEE International Conference on 19-21 Dec. 2002 Page(s):77 - 81 Digital Object Identifier 10.1109/SMELEC.2002.1217779

[23] Ali, S. Margala, M. “A 5.1-GHz CMOS PLL based integer-N frequency synthesizer with ripple-free control voltage and improved acquisition time”, Circuits and Systems, 2004. ISCAS 2004. Proceedings of the 2004 International Symposium on Volume

4, 23-26 May 2004 Page(s):IV - 237-40 Vol.4.

[24] Rahul Magoon, Alyosho Molnar, Jeff Zachan, Geoff Hatcher, Woogeun Rhee, “A Single-Chip Quad-Band (850/900/1800/1900 MHz) Direct Conversion GSM/GPRS RF Transceiver with Integrated VCOs and Fractional-N Synthesizer”, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 12, DECEMBER 2002

[25] Rogers, J.W.M., Cavin, M, Dai, F. and Rahn, D., “A ∆Σ Fractional-N Frequency Synthesizer with Multi-Bands PMOS VCOs for 2.4GHz and 5GHz WLAN Applications”, European Solid-States Circuits, pp.651-654, Sep. 16-18, 2003.

[26] Pengfei Zhang; Der, L.; Dawei Guo; Sever, I.; Bourdi, T.; Lam, C.; Zolfaghari, A.;

Chen, J.; Gambetta, D.; Baohong Cheng; Gowder, S.; Hart, S.; Huynh, L.; Nguyen, T.;

Razavi, B.; “A single-chip dual-band direct-conversion IEEE 802.11a/b/g WLAN transceiver in 0.18-/spl mu/m CMOS”, IEEE Journal of Solid-State Circuits, Volume 40, Issue 9, Sept. 2005 Page(s):1932 – 1939.

[27] R. Magoon and A. Molnar, “RF local oscillator path for GSM direct conversion transceiver with true 50% duty cycle divide by three and active third harmonic cancellation,” 2002 RFIC Symp. Dig. Papers, RFIC, Seattle, WA, 2002.

[28] Bram De Muer and Michiel Steyaert, “CMOS Fractional-N Synthesizers-Design for High Spectral Purity and Monolithic Integration,” Kluwer Academic Publisher, 2003.

[29] Rogers, J.W.M.; Dai, F.F.; Cavin, M.S.; Rahn, D.G, ”A multiband /spl Delta//spl Sigma/

fractional-N frequency synthesizer for a MIMO WLAN transceiver RFIC”, IEEE Journal of Solid-State Circuits Volume 40, Issue 3, Mar 2005 Page(s):678 - 689 Digital Object Identifier 10.1109/JSSC.2005.843604

[30] Wei-Zen Chen; Jia-Xian Chang; Ying-Jen Hong; Meng-Tzer Wong; Chien-Liang Kuo,

“A 2-V 2.3/4.6-GHz dual-band frequency synthesizer in 0.35-/spl mu/m digital CMOS process”, IEEE Journal of Solid-State Circuits Volume 39, Issue 1, Jan. 2004 Page(s):234 - 237 Digital Object Identifier 10.1109/JSSC.2003.820878.