未來展望

本論文第四章提出了六階強健疊接型複數零點帶通三角積分調變器使用延 遲數位前饋技術，並用線性模型模擬功能表現為總結。但仍有不足的部分必須提 出來討論與改進

1. 在系統架構推導方面，本論文在模擬時直接選用多位元量化器進行類比數 位轉換。雜訊會被傳遞到第二級量化器輸入端而使擺幅堆積在此。雖然在 第一級積分路徑可以單位元量化器取代，但在前饋路徑上的量化器與第二 級的量化器的階數不行太低，或許可以再改進傳遞權重的變化或是增加第 二級雜訊移頻階數來減少量化器的階數需求。另外在非純虛數複數零點的 回授路徑權重是非常敏感的，所以在選用時必須更加謹慎，避免零點落於 訊號頻寬外而喪失改進電路的原意。

2. 未來實現系統架構電路時，對電路元件的規格應該審慎考量，因為此電路 為帶通架構，所以雜訊是同時出現在中心頻率附近。尤其要特別注意鏡像 雜訊的產生。元件的匹配也相當重要，因為當雜訊誤差變大時，共軛零點 非常容易因整體雜訊飄浮而隱藏其中，進而喪失中心頻率旁的雜訊凹口。

另外此架構雖然成功降低了取樣頻率，與傳統帶通三角積分調變器不同的 是輸入頻率高於取樣頻率。因此在前饋路徑上的延遲，必須選擇適當的週 期，以必免反向大誤差的發生。最後，因為本帶通三角積分調變器使用雙 取樣技術，需使用多種時脈控制訊號驅動改變積分方向電路(chopper)，對 於時脈產生器的設計困難是沒辦法靠線性模擬解決的，所以實現時應盡量 有效利用既有時脈。通常帶通架構的佈局面積大於低通架構，考量差動訊 號傳遞對稱的同時，詳細規劃各電路元件的擺放位置是重要的。

3. 後續量測規劃時，印刷電路板的製作也需考量對稱以減少誤差產生，並且 尋找中高頻對稱輸入變壓套件balun以產生所需輸入訊號。

本論文第五章提出了具預先偵測動態量化之三角積分調變器使用HSPICE模 擬總結。以下仍有歸劃部分必須提出來討論改進與進行

4. 在系統理論推導方面，本論文在模擬時直接選用固定的多位元量化器進行 推導並實現在二階三角積分調變器。對於動態量化器的階數選擇，一定要 配合偵測器的使用，不可一昧地增加動態量化器的階數，如此一來即喪失 本論文所提出的理論精髓。

5. 電路設計時，對電路元件的規格應該審慎考量，必須預留規格，以考量製 程變異所產生的不確定性。當然元件的對稱與匹配也相當重要，在內健偏 壓電路中的電阻，可部份外接調整，以彈性輸入電流大小以補償製程變 異。另外當供應電壓過低時，電路元件必須大電流驅動以展現性能，因此 合適的供應電壓訂定是非常重要的。

6. 未來量測規劃時，印刷電路板的製作也需考量對稱以及詳細規劃各電路元 件的擺放位置以減少誤差產生，並且事先完成不同考量的印刷電路板的製 作以及測量儀器的準備。為有效率地實驗量測晶片，事先備妥完善的量測 環境是必備的。

參考文獻

[1] E. E. Fabris, L. Carro, S. Bampi, “A Digitally Rceonfigurable Sensor Interface for SOC Using Delta-Sigma Modulators,＂IEEE Conf. Instrumentation and Measurement Technology, Sorrento, Italy, Apr. 2006.

[2] K. Noguchi, T. Hashida, M. Nagata, “On-Chip Analog Circuit Diagnosis in Systems-on-Chip Integration, ＂ IEEE Proc. European Solid-State Circuits, ESSCIRC, Sept. 2006.

[3] D. A. Johns, K. Martin, “Analog Integrated Circuit Design,＂John Wiley &

Sons, Inc. 2006.

[4] J. Silva, U. K. Moon, J. Steensgard, and G, C. Temes, “ Wideband Low-Distortion Delta-Sigma ADC Topology, ＂ Electronic. Lett., vol. 37, pp.737-738, Jun. 2001.

[5] S. R. Norsworthy, R. Schreier, and G, C. Temes, Delta-Sigma Data Converters:

Throry, Design, and Simulation, IEEE Pree, New Tork, 1997.

[6] R. Schreier, and G, C. Temes, Understanding Delta-Sigma Data Converters, IEEE Pree, Wiley & Sons, 2005.

[7] K. C. H. Chao, S. Nadeem, W. L. Lee, and C. G. Sodini,“A Higher-Order Topology for Interpolative Modulators for Oversampling A/D Converters,＂IEEE Trans. on Circuits and Systems, vol. 37, pp.309-318, Mar.1990.

[8] W. L. Lee, and C. G. Sodini,“A Topology for Higher-Order Coders,＂in Proc. of IEEE Symp. on Circuits and Systems, pp.459-462, 1987.

[9] B. Delsignore, D. Kerth, N. Sooch, and E. Swansoon, “A Monolithic 20-B Delta-Sigma Modulator, ＂ IEEE J. Solid-State Circuits, vol. SC-29, pp.1311-1317.

[10] T. Ritoniemi, T. Karema, and H. Tenhunen,“The Design of Stable High Order 1-Bit Sigma-Delta Modulator＂in Proc. IEEE Symp. CAS, pp. 3267-3270, May.1990.

[11] P. Ferguson, Jr., et al., “An 18b 20kHz Dual Sigma-Delta A/D Converter＂

IEEE J. Solid-State Circuits, Feb. 1991.

[12] A. Hairapetian, “An 81-Mhz IF Receiver in CMMOS,＂ IEEE J. Solid-State Circuits, vol. 31, no. 12, 1996.

[13] A. Jantzi, K. Martin, M. Snelgrove, and A. Sedra, “A Complex Bandpass Delta-Sigma Converter for Digital Radio,＂in Proc. IEEE ISCAS, 1994, pp.

453-456.

[14] A. Swaminathan, “ A Single-IF Receiver Architecture Using a Complex Sigma-Delta Modulator,＂these for the degree of Master, Ottwa-Carleton Institute Department of Electronics Faculty of Engineering, Carleton Univerity, Ottawa, Canada.

[15] R. T. Baird and T. S. Fiez, “Linaerity Enhancement if Multibit ΔΣ A/D and D/A Converters using Data Weighted Averaging,＂IEEE Trans. Circuits Syst. II, vol.

42, pp. 753-762, Dec. 1995.

[16] T. Tille, J. Sauerbrey, and D. Schmitt-Landsidel, “ A Low Voltage MOSFET-Only ΣΔ Modulator for Speech Band Applications Using Depletion-Mode MOS-Capacitors in Combined Series and Parallel Compensation,＂ in Proc. IEEE ISCAS, vol. 1,no. 3, May 2001, pp. 376-379.

[17] J. Sauerbrey, T. Tille, D. S. Landsidel, and R. Thewes, “ A 0.7-V MOSFET-Only Switched-Opamp ΔΣ Modulator in Standard Digital CMOS Technology,＂IEEE J. Solid-State Circuits, vol. 37, no. 12, Dec. 2002.

[18] M. Steyaert, J. Crols, and S. Gogaert, “Switched-Opamp:a Technique for Realizing Full CMOS Switched-Capacitor Filters at very Low-Voltages,＂ in Proc. ESSCIRC, pp. 178-181, Sep. 1993.

[19] G. Ahn, D. Chang, M. Brown, N. Ozaki, H. Youra, K. Hamashita, K. Takasuka, G.

Temes, and U. K. Moon, “ 0.6-V 82-dB Delta-Sigma Audio ADC using Switched-RC Integrators,＂ IEEE J. Solid-State Circuits, vol. 40, no. 12, pp.

2398-2461, Dec. 2005.

[20] M. Keskin, “A Low-Voltage CMOS Switch with A Novel Clock Boosting

Scheme,＂ IEEE Trans. Circuits Syst. II, vol. 52, pp. 185-188, Apr. 2005.

[21] M. G. Kim, G. C. Ahn, P. K. Hanumolu, S. H. Lee, S. H. Kim, S. B. You, J. W.

Kim, G. C. Temes and U. K. Moon, “ A 0.9V 92dB Double-Sampled Switched-RC Delta-Sigma Audio ADC,＂ IEEE J. Solid-State Circuits, vol. 43, pp. 1195-1206, May. 2008.

[22] J. B. da Silva, “ High-Performance Delta-Sigma Analog-to-Digital Converters,＂ Phd Thesis, Oregon State University, July. 2004.

[23] S. Au and B. H. Leung, “A 1.95V 0.4mW 12-b Sigma-Delta Modulator Stabilized by Local Feedback Loops,＂ IEEE J. Solid-State Circuits, vol. 32, no.

3, pp. 321-328, Mar. 1997.

[24] S. Baswa, A. Lopez-Martin, J. Ramirez-Angulo, and R. G. Carvajal,^.

“Low-Voltage Super Class-AB CMOS OTA,” Electron. Lett., vol. 40, no. 4, pp.

216-217, Feb. 2004.

[25] A. Lopez-Martin, S. Baswa, J. Ramirez-Angulo, and R. G. Carvajal,^.

“Low-Voltage Super Class-AB CMOS OTA Cell with Very High Slew Rate and Power Efficiency,” IEEE J. Solid-State Circuits, vol. 40, no. 5, pp. 1068-1077, May. 2005.

[26] J. A. Galan, A. Lopez-Martin, R. G. Carvajal,^. J. Ramirez-Angulo, and C.

Rubia-Marcos, “Super Class-AB CMOS OTA With Adaptive Biasing and Dynamic Output Current Scaling,” IEEE Trans. Circuits Syst.I, vol. 54, no. 3, pp.

449-457, March. 2007.

[27] V. Peluso, P. Vancorenland, A. M. Marques, M. Steyaert, and W. Sansen,^. “A 900-mW Low-Power ΣΔ A/D Converter with 77-dB Dynamic Range ,” IEEE J.

Solid-State Circuits, vol. 33, no. 12, pp. 1887-1897, Dec. 1998.

[28] L. Yao, M. Steyaert, and W. Sansen, “A 0.8-V, 8-μW CMOS OTA with50-dB gain and 1.2-MHz GBW in 18-pF load,” IEEE J. Solid-State Circuits, pp.

297–300, Sept. 2003.

[29] L. Yao, M. Steyaert, and W. Sansen, “A 1-V 140-μW 88-dB Audio Sigma-Delta Modulator in 90-nm CMOS,” IEEE J. Solid-State Circuits. vol. 39, no. 11, Nov.

2004.

[30] M. J. Story, “Digital to Analogue Converter Adapted to Select Input Sources Based on a Preselected Algorithm Once Per Cycle of a Sampling Signal,” U. S.

patent number 5138317, Aug. 1992.

[31] R.T. Baird and T. S. Frez, “Improved ΔΣ DAC Linearity Using Data Weighted Averaging,”in Proc. of IEEE Symp. on Circuits and Systems, vol.1 pp.13-16, May.

1995

[32] L. R. Carley. “A Noise-Shaping Coder Topology for 15+ Bit Converters,” IEEE J.

Solid-State Circuits. vol. 24, no. 2, April. 1989.

[33] A. A. Hamoui, M. Sukhon, and F. Maloberti, “Digitally-Enhanced 2nd-OrderΔΣModulator with Unity-Gain Signal Transfer Function,” in Proc.

IEEE Int. Symp. Circuits Syst., pp.1664 - 1667 , 2008.

[34] A. A. Hamoui, M. Sukhon, and F. Maloberti, “Digitally-enhanced high-order ΔΣ modulators,” in Proc. IEEE Int. Conf. Electron. Circuits Syst., 2008, pp.1115-1118.

[35] A. Gharbiya, and D. A. Johns, “On the implementation of input feedforward delta-sigma modulators,” IEEE Trans. Circuits Syst. I, vol. 53, no. 6, pp. 453-457, 2006.

[36] P. Benabes, A. Gauthier, and R. Kielbasa, “New high-order universal delta-sigma modulators,” Electron. Lett., 5th, vol. 31, no. 1, pp. 8-9, Jan. 1995.

[37] A. Morgado, R. del Río, and J.M. de la Rosa, “A new cascade sigma-delta modulator for low-voltage wideband applications,” Electron. Lett., 16th, vol. 43, no. 17, pp. 8-9, Aug. 2007.

[38] N. Maghari, S. Kwon, G.C. Temes, and U. Moon, “Sturdy MASH ΔΣ modulator,”

Electron. Lett., vol. 42, pp.1269-1270, Oct. 2006.

[39] N. Maghari, S. Kwon, G. C. Temes, and U. Moon, “Mixed-order sturdy MASH ΔΣ modulator,” in Proc. IEEE Int. Symp. Circuits Syst., 2007, pp. 257-260.

[40] X. Lu, “A novel signal-predicting multibit delta-sigma modulator,” in Proc. of the IEEE Intl. Conf. on Electronics, Circuits and Sys., Dec 2004, pp.105 -108.

[41] L. Dorrer, F. Kuttner, P. Greco, P. Torta, and T. Hartig, “A 3-mW 74-dBSNR 2-MHz continuous-time Delta-Sigma ADC with a tracking ADC quantizer in

0.13-um CMOS,” vol. Vol.40, pp. 2416 – 2426, Dec. 2005.

[42] S. Pesenti, P. Clement and M. Kayal , “Reducing the Number of Comparators in Multi-Bit ΔΣ Modulators,” IEEE Trans. Circuits Syst.I, vol. 55, no. 4, pp.

1011-1022, May. 2008.

[43] K. P. Pun, S. Chatterjee, and P. R. Kinget, “A 0.5-V 74-dB SNDR 25-kHz Continuous-Time Delta-Sigma Modulator with a Return-To-Open DAC,” IEEE J.

Solid-State Circuits, vol. 42, no. 3, pp.496-507, Mar. 2007.

[44] J. Sauerbrey, T. Tille, D. S. Landsiedel, and R. Thewes, “A 0.7-V MOSFET-Only Switches-Opamp ΔΣ Modulator In Standard Digital CMOS Technology,” IEEE J.

Solid-State Circuits, vol. 37, no. 12, pp.1662–1669, Dec. 2002.

[45] L. Yao, M. S. J. Steyaert, and W. Sansen, “A 1-V 140-μW 88-dB Audio Sigma–Delta Modulator in 90-nm CMOS,” IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 1809–1818, Nov. 2004.

[46] G. Ahn, D. Chang, M. Brown, N. Ozaki, H. Youra, K. Hamashita, K. Takasuka, G.

Temes, and U. K. Moon, “0.6-V 82-dB Delta–Sigma Audio ADC Using Switched-RC Integrators,” IEEE J. Solid-State Circuits, vol. 40, no. 12, pp.

2398–2407, Dec. 2005.

[47] J. Goes, B. Vaz, R. Monteiro, and N. Paulino, “A 0.9 V ΔΣ Modulator with 80 dB SNDR and 83 dB DR Using A Single-Phase Technique,” in Proc. ISSCC, Feb.

2006, pp. 74–75.

[48] Y. Chae, I. Lee, and G. Han, “A 0.7V 36μW 85dB-DR Audio ΔΣ Modulator Using Class-C Inverter,” in Proc. ISSCC, Feb. 2008, pp. 490–491.

[49] J. Ron, S. Byun, Y. Choi, H. Roh, Y. G. Kim, and J. K. Kwon, “A 0.9-V 60-μW 1-Bit Fourth-Order Delta–Sigma Modulator with 83-dB Dynamic Range,” IEEE J.

Solid-State Circuits, vol. 43, no. 2, pp. 361–370, Feb. 2008.

[50] J. Wang, T. Matsuoka, and K. Taniguchi, “A 0.5 V Feedforward Delta–Sigma Modulator with Inverter-Based Integrator,” in Proc. ESSCIRC, 2009, pp.

328–331.