[PDF] Top 20 Memory analysis and architecture for two-dimensional discrete wavelet transform
Has 10000 "Memory analysis and architecture for two-dimensional discrete wavelet transform" found on our website. Below are the top 20 most common "Memory analysis and architecture for two-dimensional discrete wavelet transform".
Memory analysis and architecture for two-dimensional discrete wavelet transform
... frame memory access and the die area occupied by the embedded internal buffer are the most critical is- sues for the implementation of two-dimensional discrete wavelet ... See full document
4
An efficient architecture for two-dimensional discrete wavelet transform
... The advantages of the proposed architecture are the near 100% hardware utilization, fast computation time, regular data flow, and low complexity control circuit, making this desi[r] ... See full document
4
An Efficient Architecture for Two-Dimensional Discrete Wavelet Transform
... a two-folded ...every two samples at the filter output, causing poor hardware ...employ two different design techniques to enhance its ...even-ordered and odd-ordered ...part and ... See full document
10
A block-based architecture for lifting scheme discrete wavelet transform
... SUMMARY Two-dimensional discrete wavelet transform (DWT) for processing image is conventionally designed by line-based architectures, which are simple and have low ...from ... See full document
10
Generic RAM-based architectures for two-dimensional discrete wavelet transform with line-based method
... direction and to provide the ...architectures and only related to the ...DWT architecture are as constructed as ...module and the temporal buffer need to be modified as ...ters, for the ... See full document
11
Analysis and VLSI architecture for 1-D and 2-D discrete wavelet transform
... Verilog-XL and synthesized into gate-level netlists by Synopsys Design Compiler with standard cells from Artisan ...comparison and synthesis results are shown in Table I, where the internal wordlengths are ... See full document
12
An Efficient Pipeline Architecture and Memory Bit-Width Analysis for Discrete Wavelet Transform of the 9/7 Filter for JPEG 2000
... high-speed and low-memory pipelined architecture for the lifting-based 2-D DWT of the 9/7 filter defined in JPEG ...1-D architecture can be shortened by using less pipeline registers ... See full document
9
Design and implementation of a highly efficient VLSI architecture for discrete wavelet transform
... Compared to the general folded architecture which folds all t h e computatiorls into one filter bank, our folded two- filter-bank architecture can achieve high th[r] ... See full document
4
B-spline factorization-based architecture for inverse discrete wavelet transform
... are two possible implementations for these filters: se- rial or parallel ...a and the registers can be shared and reduced to 20 if parallel filters are ...(z) and R o (z) to decrease the ... See full document
4
VLSI architecture for discrete wavelet transform based on B-spline factorization
... Two polyphase decomposition types The main advantage of the B-spline factorized architec- tures is that possibly fewer multipliers are required than the convolution and lif[r] ... See full document
5
Two dimensional discrete fractional Fourier transform
... Fourier transform (FRFT) performs a rotation of signals in the time—frequency plane, and it has many theories and applications in time-varying signal ...Fourier transform, the implementation ... See full document
10
On-Chip Memory Optimization Scheme for VLSI Implementation of Line-Based Two-Dimentional Discrete Wavelet Transform
... SRAM and the total reduction. The overhead of area in two-lifting scheme in Table IV is neg- ative because of the variance of circuit synthesis, and this also means that the area overhead can be ... See full document
9
A high-performance and memory-efficient pipeline architecture for the 5/3 and 9/7 discrete wavelet transform of JPEG2000 codec
... components and the overall 2-D DWT ...cost and processing speed. Fig. 5 plots the detailed data flowgraph (DFG) for (19), which represents the calculations of one lifting step in the modified ... See full document
14
Flipping structure: an efficient VLSI architecture for lifting-based discrete wavelet transform
... exactly for releasing the timing ...to two’s complement computation, flipping with the inverse coefficient multiplying by , where is an integer, can also reduce the critical path, as shown in ...exactly, ... See full document
10
A Tree-Block Scheduling Architecture for Separable 2-D Inverse Discrete Wavelet Transform
... scheme for 2-D separable ...because wavelet coefficients are proc- essed block by block and that the scheduling make the data flow tight and regular to meet high speed and low com- ... See full document
8
Integrating Remote Sensing Data with Directional Two-Dimensional Wavelet Analysis and Open Geospatial Techniques for Efficient Disaster Monitoring and Management
... factors for disaster monitoring, management and land-cover restoration, can also be synchronously determined with landslide ...images for landslide identification, radiometric conditions and ... See full document
20
An efficient VLSI implementation of the discrete wavelet transform using embedded instruction codes for symmetric filters
... DWT and IDWT has been discussed in the lifting schemes [14] and ...to two filters separately and downsampled by ...DWT and IDWT can be realized in the same architecture ... See full document
8
Vibration analysis of an inhomogeneous string for damage detection by wavelet transform
... the discrete wavelet transform for structural damage detection and ...spring and some concentrated masses are employed to represent localized damaged ...the wavelet ... See full document
10
A memory-efficient realization of cyclic convolution and its application to discrete cosine transform
... some memory reduction techniques such as the partial sum techniques and the offset binary coding (OBC) techniques [2], ...adders and ac- ...sum-of-products and sparse nonzero bits in the fixed ... See full document
9
Reconfigurable discrete wavelet transform architecture for advanced multimedia systems
... The lifting-based reconfigurable processing element array possesses better computational efficiency than convolution-based architecture, and a systematic de- sign method[r] ... See full document
5
相關主題