• 沒有找到結果。

[PDF] Top 20 Algorithm and Architecture Design of Bandwidth-Oriented Motion Estimation for Real-Time Mobile Video Applications

Has 10000 "Algorithm and Architecture Design of Bandwidth-Oriented Motion Estimation for Real-Time Mobile Video Applications" found on our website. Below are the top 20 most common "Algorithm and Architecture Design of Bandwidth-Oriented Motion Estimation for Real-Time Mobile Video Applications".

Algorithm and Architecture Design of Bandwidth-Oriented Motion Estimation for Real-Time Mobile Video Applications

Algorithm and Architecture Design of Bandwidth-Oriented Motion Estimation for Real-Time Mobile Video Applications

... constant and sufficient memory bandwidth, regardless of the limited and dynamic bandwidth resources available for power-limited mobile ...that, for D1 (704 576) ... See full document

10

Memory bandwidth-scalable motion estimation for mobile video coding

Memory bandwidth-scalable motion estimation for mobile video coding

... pattern and a variable data BW ...amount of reference block data for the same SR ± ...constant and fixed during ME operations, which in turn assumes that the available BW is sufficient ... See full document

11

Parallel global elimination algorithm and architecture design for fast block matching motion estimation

Parallel global elimination algorithm and architecture design for fast block matching motion estimation

... path of the hardware for global elimination algorithm (GEA) is too long to meet the real-time constraints for high-end ...GEA and its corresponding ...groups and ... See full document

4

A fast algorithm and its VLSI architecture for fractional motion estimation for H.264/MPEG-4 AVC video coding

A fast algorithm and its VLSI architecture for fractional motion estimation for H.264/MPEG-4 AVC video coding

... Terms—H.264/AVC, motion estimation, video ...flexible and powerful with the development of semiconduc- tors, digital signal processing, and communication technology, in which the ... See full document

6

RD Optimized Bandwidth Efficient Motion Estimation and Its Hardware Design with On-Demand Data Access

RD Optimized Bandwidth Efficient Motion Estimation and Its Hardware Design with On-Demand Data Access

... data for motion estimation. In hardware design, [18], [19] proposed the hardware architec- tures to reduce the memory bandwidth overhead by adopting the binary motion ... See full document

12

A Low-Power and Bandwidth-Efficient Motion Estimation IP Core Design Using Binary Search

A Low-Power and Bandwidth-Efficient Motion Estimation IP Core Design Using Binary Search

... Low-Power and Bandwidth-Efficient Motion Estimation IP Core Design Using Binary Search Shih-Hao Wang, Shih-Hsin Tai, and Tihao Chiang, Senior Member, IEEE Abstract— A new ... See full document

6

Fully utilized and reusable architecture for fractional motion estimation of H.264/AVC

Fully utilized and reusable architecture for fractional motion estimation of H.264/AVC

... PROCEDURE OF FME IN H.264 Figure.1 shows the inter prediction flow of a 16x16 macro-block (MB) for fractional motion estimation (FME) in ...decision algorithm, the Lagrangian mode ... See full document

4

Architecture Design of Belief Propagation for Real-Time Disparity Estimation

Architecture Design of Belief Propagation for Real-Time Disparity Estimation

... Architecture Design of Belief Propagation for Real-Time Disparity Estimation Yu-Cheng Tseng, Student Member, IEEE, and Tian-Sheuan Chang, Senior Member, IEEE ... See full document

10

Global elimination algorithm and architecture design for fast block matching motion estimation

Global elimination algorithm and architecture design for fast block matching motion estimation

... GEA and its architecture design for fast block matching ...Our algorithm can solve several problems en- countered by ...block, and then to precisely compare the best roughly ... See full document

10

The Optimal Design for Motion Estimation Algorithm on Cell Processor Architecture

The Optimal Design for Motion Estimation Algorithm on Cell Processor Architecture

... (二) 以 8 顆 SPE 平行運算進行加速 我們使用 8 顆 SPE 平行運算的方式與前面 提到那篇的做法不同,他的方法是將每張參考 影像放在不同的 SPE 裡面運算,而我們的做法 則是將原本的影像拆成八分,如圖 5.(a);與一 顆 SPE 計算一張影像比較,拿 8 顆 SPE 把一張 影像平分的作法在 DMA 傳輸的資料量就有差 別了,在一顆算一張影像的情況下,每顆 SPE 必須取得 2 張完整的影像,而拆成八份的作法 ... See full document

12

Combinative motion estimation algorithm and the corresponding architecture for complex motion phenomenon

Combinative motion estimation algorithm and the corresponding architecture for complex motion phenomenon

... dx and dy. Add motion vector dx and dy to the estimated complex motion parameters. After proposed the combinative algorithm, the performance comparison of the propose[r] ... See full document

9

Fast Algorithm and Architecture Design of Low-Power Integer Motion Estimation for H.264/AVC

Fast Algorithm and Architecture Design of Low-Power Integer Motion Estimation for H.264/AVC

... designed for the previous stan- dards, where VBS and MRF are not supported, the parameter of our design is set as the single-iteration 4SS with one reference ...processes and supply ... See full document

10

Analysis and Hardware Architecture Design of Global Motion Estimation

Analysis and Hardware Architecture Design of Global Motion Estimation

... Descent algorithm. In this algorithm, 91.2% memory bandwidth and 80% iterations can be ...impact of the irregular memory access is largely reduced by the proposed Reference-Based ... See full document

16

PMRME: A parallel multi-resolution motion estimation algorithm and architecture for HDTV sized H.264 video coding

PMRME: A parallel multi-resolution motion estimation algorithm and architecture for HDTV sized H.264 video coding

... The simulation results show that for the threshold voltage variation (AVTH), the constant current the proposed circuit can compensate for AVTH and improve the.. source is difficult to de[r] ... See full document

4

Efficient hierarchical motion estimation algorithm and its VLSI architecture

Efficient hierarchical motion estimation algorithm and its VLSI architecture

... Hierarchical Motion Estimation Algorithm and Its VLSI Architecture Bing-Fei Wu, Senior Member, IEEE, Hsin-Yuan Peng, Student Member, IEEE, and Tung-Lung Yu Abstract—This paper ... See full document

14

Multi-pass algorithm of motion estimation in video encoding for generic GPU

Multi-pass algorithm of motion estimation in video encoding for generic GPU

... We the integer-pel MVs and both the reference and current frames take MBrow x MBCo1 pixels as a macroblock (MB) and let as inputs to find the smallest SADs and the corresponding MVs the [r] ... See full document

4

VLSI Architecture Design of Fractional Motion Estimation for H.264/AVC

VLSI Architecture Design of Fractional Motion Estimation for H.264/AVC

... Fractional Motion Estima- tion (FME) with rate-distortion constrained mode decision can improve the rate-distortion efficiency by 2–6 dB in peak signal-to-noise ...must for real-time ... See full document

13

Low power and power aware fractional motion estimation of H.264/AVC for mobile applications

Low power and power aware fractional motion estimation of H.264/AVC for mobile applications

... Furthermore, if the PERFORMANCE OF CANDIDATE LEVEL DR FOR THE PROPOSED PARALLEL power is very low, we can even support only half-pel or integer- ARCHITECTURE.. pel resolution with one re[r] ... See full document

4

An efficient binary motion estimation algorithm and its architecture for MPEG-4 shape encoding

An efficient binary motion estimation algorithm and its architecture for MPEG-4 shape encoding

... suitable for software and hardware implementation. For hardware design comparison, the proposed algorithm is simple to be implemented in hardware and similar to the full search ... See full document

10

Analysis and architecture design of variable block-size motion estimation for H.264/AVC

Analysis and architecture design of variable block-size motion estimation for H.264/AVC

... Tree architecture, all distortions of a searching candidate are generated in the same cycle, and by an adder tree, distortions are accumulated to derive the SAD in one ...utilization and data ... See full document

16

Show all 10000 documents...