• 沒有找到結果。

利用熱儲存層與微結構增進Poly-Si側向結晶的研究與模擬

N/A
N/A
Protected

Academic year: 2021

Share "利用熱儲存層與微結構增進Poly-Si側向結晶的研究與模擬"

Copied!
47
0
0

加載中.... (立即查看全文)

全文

(1)

國立交通大學

顯示科技研究所

碩士論文

利用熱儲存層與細微結構增進側向結晶

的研究與模擬

Study of Simulation on Lateral

Grain Growth Enhanced by

Capping Layer and

Microstructure

研 究 生:江俊德 Chun-Te Chiang

指導教授:李柏璁

教授 Prof. Po-Tsung Lee

(2)

Abstract (in Chinese)

本文主要模擬KrF(248nm)laser施打在a-Si膜表面後,因熱傳所造成的溫度分佈。並 定義出潛熱作用時間為結晶時間,在不考慮成核點的影響下,潛熱作用時間越長, 結晶成長時間就越長。藉由比較結晶時間來討論加上熱儲存層SiO2與SiNx的優缺 點,與增加環境溫度所造成的效應 。其中隨著環境溫度的增加,在a-Si蓋上SiO2有 最佳值100nm造成最佳結晶時間,此外蓋上SiNx隨著厚度增加,可以得到較長的結 晶時間,在較低製程溫度可以得到較長結晶時間 。最後引進溝渠定位長晶 ,模擬 其熱流分布,找到其溝渠最小間隔,與最佳溝渠深度,藉由紀錄其固液接面,算 出其結晶速度,並估計其結晶大小。

(3)

Abstract (in English)

In this thesis we simulate the heat transfer inside the a -Si thin film after KrF laser annealing. And by defining latent heat process region, the temperature distribution among the samples can be successfully measured. Not con cerning nucleation effect, the recrystallization time becomes longer with the solidifying duration. We find that the thickness of SiO2 capping layer has an optimized value 100nm with and without trench,

and that of SiNx capping layer thicker than 100nm has better performance on solidifying duration compared with the same thickness of SiO2 capping layer. We

simulated the trench-assisted ELA. And we find out its optimized trench depth, 300nm, and its smallest separation, 2μm. It is proved that trench-assisted position-control ELA can induce lateral grain growth by observing the isothermal diagram. By recording the movement of the 1350K isothermals, we can calculate the isothermal moving velocity, namely solid-liquid interface velocity. Finally, we can estimate the grain size from a trench to one side is about 3 μm for an optimized condition. In a word, utilizing a trench can induce about 6 μm lateral grain growth.

(4)

Acknowledgements (致謝)

在這短短的碩士生日子當中,首先要感謝我的家人,外公外婆,父母,及2個 弟弟。沒有你們的大力支持,就沒有今天的我。我是個任性又固執的傢伙 ,感謝 你們的包容,讓我無後顧之憂的求學,我想要把這個功勞獻給你們 。 首先要感謝我的老師,李柏璁老師,謝謝你提供我一個超自由的學習環境 , 感謝您這幾年的大力指導 ,讓我獲益匪淺。在我實驗遇到困難時 ,並沒有急言厲 色的斥責我,反而給我機會讓我去摸索 ,尤其最後一關拉我一把 ,費心幫我理出 邏輯,潤飾投影片,修改論文。此外謝謝冉曉雯老師,雖然我蠻怕你的,但是的 你建議都是非常直接而且有見地的,也是你領我進入半導體與 TFT的領域,在此非 常感謝你。 再來要謝謝本實驗室的台柱 ,謝謝贊文,你讓我看到博士班的專精;謝謝資 岳,你讓我看到博士班的涉獵領域的廣度 ;謝謝明峯學長,你讓我看到博班的熱 情。 我是個幸運的人,讓我在的碩一遇到不錯的學長,阿蘇,書志,鴻祺,峻豪, 阿懋學長,當然還有元老的強哥,竑鈞,你們面對事情的積極態度 ,一起插科打 渾,一起出遊,讓我在碩一過得很快樂 ,都深深的影響我。感謝阿蘇毫不保留與 耐心的敎我實驗步驟,也要謝謝跟我同屆的思元 ,嘉銘,仲銓,佳禾,讓我碩士 修課,考試,做實驗都有個伴,尤其要感謝佳禾和嘉銘在趕畢業之際 ,特別抽出 時間幫我趕實驗時,大力幫我寫E-Beam,點滴在心頭。感謝耿睿,書豪,士民, 俊銘,耀慶,陪我運動,鍛鍊我的意志;劉維仁學長,楊松學長,黃同慶學長給 我材料分析方面的意見 ;啟銘,唐豪,逸立,振欽,振銘,志剛學長,與我討論

(5)

感謝阿蘇,書志,鴻祺,甚至在畢業之後,在我實驗困頓時,仍不時打電話 鼓勵我。資岳學長,幫我找尋機台。明峯學長在我最後一年,陪我熬夜做實驗, 一起討論,你帶給我許多正面的想法 。也謝謝曾經有2位學長在我實驗困頓之際, 願意提供數據與想法幫我畢業 ,雖然我婉拒了,但是你們的友情相挺 ,卻重新燃 起我的鬥志讓我無後顧之憂 ,繼續往前衝。 我是一個幸運的人。在我進入研究所我立下的願望是改變自己 。雖然一開始 我想學光學,後來接觸製程,最後以熱流模擬畢業,也曾經認為做熱流模擬為什 麼當初不回機械所做研究,但是上天其實看的比我透徹 ,他是藉由這個機會,訓 練我,點出我的弱點,給我機會補足我不足的地方,讓我由意志不堅定的小伙子 , 懂得去探索自己的極限,堅持下去,讓我完成改變自己的初衷 。 謝謝你們幫我自我探索 ,敲開一塊牆,讓我踏出第一步,如今我將遠行,但 是害怕我會健忘,忘了在此養成的習慣與經驗 ,所以誌文表達感謝之意 ,與警惕 自己時時銘記在心---我還沒有成功,這只是個開始。 2008于新竹交大 江俊德

(6)

Index

Abstract (in Chinese) ... i

Abstract (in English) ... ii

Acknowledgements (致謝) ... iii

Index ... v

Figure List ... vii

Table List ... ix

CHAPTER 1. INTRODUCT ION ... 1

1.1. OVERVIEW OFACTIVEMATRIXLIQUID CRYSTAL(AMLCD) ... 1

1.2. THEPURPOSE OFLASERANNEALING(LA)... 3

1.3. POSITION CONTROL GRAIN GROWTH... 7

1.4. THETHEORY OFCRYSTALLIZATION... 8

1.5. MOTIVATION... 12

CHAPTER 2. SIMULATION ... 13

2.1. HEATTRANSFEREQUATION... 13

2.2. HEAT FLUXSIMULATION... 14

2.3. SIMULATIONCONDITION WITHSIO2CAPPINGLAYER... 20

2.4. SIMULATIONCONDITION WITHSINXCAPPINGLAYER... 22

(7)

4.1. SUMMARY... 34 4.2. FUTUREWORK... 35

(8)

Figure List

FIGURE1-1 METHODS FOR MANUFACTU REPOLY-SI THIN FILM... 3

FIGURE1-2 AVERAGE GRAIN SIZE VS LASER INTENSITY PLOT... 5

FIGURE1-3 TIME DEPENDENCE OFSI-LAYER MELT FRONT PRO FILES UNDER EXCIMER LASER IRRADIATION. 5 FIGURE1-4 SAMPLE STRUCTURE WITH CAPPING LAYER DEPOSITED ON A-SI... 6

FIGURE1-5 (A) THE FABRICATION PROCESS OF THE GRAIN FILTER, (B) AND(C) MATRIX-ARRAY GRAINS BY THE GRAIN FILTER MET HOD, (D) THE CRYSTALLIZATION PROCESS IN A GRAIN FILTER. ... 8

FIGURE1-6 SHOW TWO PHASES AND THE PHASE TRANSFORMAT ION REGION THAT LATENT HEAT OCCUR... 9

FIGURE1-7 TEMPERATURE CURVE OF THE OUTPUT SIGNAL OF THE PYROMETER SENSOR. ... 10

FIGURE1-8 TEMPERATURE CURVE OF A PARTICULAR POINT V ERSUS THE TIME... 11

FIGURE2-1 THE LEFT PART OF PICTURE IS THE NORMAL M ESHES IN THE STRUCTURE AND THE RIGHT PAR T IS THE REFINED MESHES IN THE STRUCTURE. THE REFINE MESHES WOU LD INCREASE THE ACCURACY OF THE FINAL RESULT. ... 14

FIGURE2-2 THE STRUCTURE FOR A SIMPLE SIMULATION, THE TOP LAYER IS Α-SI AND THE BOTTOM LAYER IS SIO2. THE DIMENSIONS AND THE BOUNDARY CONDITION S OF EACH SIDE ARE LABELED ON IT. ... 16

FIGURE2-3 (A) THERMAL DISTRIBUTION AT A CERTAIN TIME= 800 NS, (B) THE CONTOUR LINES O F THE TEMPERATURE AND THE HEAT FLUX AT A CERTA IN TIME= 800NS(C) TEMPERATURE CURVE OF A PARTICULAR POINT(1.5ΜM, 1.1ΜM) VERSUS THE TIME(D) TEMPERATURE CURVE OF A PARTICULAR LINE(ALONG THE RED LINE IN FIGURE2.2) VERSUS THE TIME(AT25NS, 55NS, 85NS AND115NS) ... 18 FIGURE2-4 (A) TEMPERATURE CURVE OF A PARTICULAR POINT VERSUS THE TIME(B) ISOTHERMAL

(9)

AMBIENT TEMPERATURE... 21

FIGURE2-8THE SIMPLE STRUCTURE WITHSINX CAPPING LAYER... 22

FIGURE2-9 THE PROCESS FLOW OF HEAT TRANSFER AFTER LASER IRRADIATION W ITH CAPPING LAYERSINX ... 22

FIGURE2-10 THE SOLIDIFYING DUR ATION DIAGRAM WITH D IFFERENTSIO2 THICKNESS... 23

FIGURE3-1 (A) STRUCTURE OF EACH TRENCH(B) THESTRUCTURE OF TWO TR ENCHES... 25

FIGURE3-2 (A)TEMPERATURE CURVE ON THE A-SI SURFACE WITH1ΜM SEPARATION TRENCH(B) TEMPERATURE CURVE ON THE A-SI SURFACE WITH2ΜM SEPARATION TRENCH... 26

FIGURE3-3 THE STRUCTURE FOR FINDING OPTIMIZED TRENCH DEPTH... 27

FIGURE3-4THE STRUCTURE FOR FINDING OPTIMIZED THIC KNESS OFSIO2 CL ... 28

FIGURE3-5 THE SOLIDIFYING DUR ATION DIAGRAM WITH D IFFERENTSIO2 THICKNESS... 29

FIGURE3-6 THE ISOTHERMAL MOVEMENT DIAGRAM IN SOLIDIFYING DURATION... 30

FIGURE3-7 S-L INTERFACE VELOCITY DIAGRAM AT AMBIENT TEMPERATURE27℃WITH DIFFERENT THICKNESS OFSIO2CAPPING LAYER... 31

FIGURE3-8 (A) SOLIDIFYING DURATION DIAGRAM, (B) S-L INTERFACE VELOCITY DIAGRAM AND(C)THE ESTIMATION GRAIN SIZE DIAGRAM AT AMBIENT TEMPERATURE27℃ ... 31

FIGURE3-9 1350-ISOTHERMAL MOVEMENT ATTA=27℃ WITH TRENCH300NM DEPTH AND NO CAPP ING LAYER... 33

(10)

Table List

TABLE1-1 DIFFERENTEXCIMER LASER GASES AND CORRESPONDING WAV ELENGTHS... 4 TABLE1-2 STEADY-STATE SOLIDIFICATION(POSITIVE) AND MELTING(NEGATIVE) VELOCITIES AS

DETERMINED AT EACH T EMPERATURE USING MOLECULAR-DYNAMICS SIMULATION. ... 11 TABLE2-1 THERMAL CONDUCTIVITY, SPECIFIC HEAT AND O THER PARAMETERS USED IN THE SIMULATION.

THE VALUE OF ABSORPTION COEFFICIEN T WAS MEASURED BY N&K ANALYZER. ... 17 TABLE3-1 THE SOLIDIFYING DUR ATION ON THE A-SI SURFACE2ΜM AWAY FROM THE TRE NCH WITH

(11)

Chapter 1.

Introduction

1

.

1

. Overview of Active Matrix Liquid crystal (AMLCD)

Since 1961 P. K. Weimer firstlyconceived the idea of thin-film transistors (TFTs)[1], Brody et al. built the first active matrix liquid crystal display (AMLCD) with switching elements, TFTs [2]. Not until Spear and LeComber constructed the first amorphous silicon (a-Si) TFTs in 1979 [3], the TFT-LCD industry had energized the following studies and investigations on a-Si TFTs. There are many kinds of active devices used for a backplane of AMLCD; they are amorphous silicon (a-Si) TFTs, high temperature

poly-Si (HTPS) TFTs, low temperature poly-Si (LTPS) TFTs, and organic

semiconductor TFT, which is under development. The main stream in TFT industry is to utilize a-Si TFTs and poly-TFTs technology for mass production nowadays. The a-Si TFTs can be fabricated on very large substrates at a very low cost with uniform TFT characteristics. However, the mobility of the a-Si TFTs is only about 1cm2/V/Sec. The mobility is too low to integrate the peripheral ICs , such as central processing units (CPUs), digital signal processors (DSPs), and memories etc. In a word, this disadvantage constraints the development of system on glass (SoG) or system on panel (SoP). Comparing to the a-Si TFTs, the poly-Si TFTs has higher carrier mobility up to 200cm2/V/Sec. With higher mobility, the flat panel display (FPD) can reduce the device dimension, acquire higher aspect ratio, increase brightness, and reduce power consumption. In another view, higher mobility results in higher pixel driving TFT on-current, reduces RC delay time, and brings about large reduction in pixel charging duration. Moreover, the poly-Si TFTs have an opportunity to realize SoG.

Poly-Si can be produced in several ways. It can be classified into two groups, HTPS and LTPS, according to its process temperature [4]. One of the HTPS methods is to directly

(12)

deposit poly-Si film directly on the samples at high temperature (> 600℃) by LPCVD. The process is simple, and the TFTs can get higher mobility up to 200cm2/V/Sec. The substrate demands for quartz(melting temperature ~ 1000 ℃) which can endure over 600 ℃. It increases the production cost and limits the development of large size TFT -LCD. The other method is to initially deposit a n a-Si thin film and anneal in a furnace for a long time, called solid -phase-crystallization (SPC). Amorphous silicon is a thermodynamically metastable phase. When the a-Si film obtains a sufficient energy to overcome the initial energy barrier, the a-Si starts to transfer to poly-silicon. The SPC can be undergone with a wide temperature process window corresponding to annealing times. According to the micro-structural pictures of the precursor-Si film, the relation between annealing temperature and annealing time is not unique [5], because of the random nucleation rate. With different deposition method an d conditions [6][7], the nucleation rate would be strongly influenced. By increasing the deposition rate and the decreasing the temperature, the silicon film will form a serious structural disorder that induces the silicon hard to nucleation. Metal Induced Lateral Crystallization ( MILC) is an improvement method for SPC. It decrease s the activation energy of Si and enhances the grain growth under the lower process temperature (500~5 50℃). However, it needs to spend about 10hr for grain growth and has an issue for metal residuum in the active layer of poly-Si TFT. In order to reduce the crystallization temperature -time and obtain higher mobility at the same time, laser -annealing is a potential technology to achieve such performance demands .

(13)

Figure 1-1 Methods for manufacture Poly-Si thin film.

1.2. The Purpose of Laser Annealing (LA)

The field of laser annealing and laser crystallization can be stemmed from the late 1970s. One of the exploitations of laser annealing is the removal of implantation damage and the subsequent electrical activation of dopants. Another application is to fabricate thin single-crystal semiconductors and alloys, such as Si, Ge, SiGe, o r other high-K materials etc.

For poly-Si TFT manufacturing, the laser annealing technology is particularly important for advanced flat panel display utilization. Among the laser annealing technology, it can be departed into two parts, continual laser crys tallization (CLC) and pulse -to-pulse laser annealing, due to pulse durations. This thesis focus es on pulse-to-pulse laser annealing, especially excimer laser annealing, which is widely used in TFT industry nowadays.

(14)

A major advantage of laser crystallizat ion over conventional heating methods is its ability to limit rapid heating and cooling to thin surface layer. This is mainly controlled by the pulse duration time and the absorption depth of the laser light used in the material. A novel technology, excimer laser annealing (ELA), was introduced to enhance the crystallinity of the a-Si films in this study, and result in low thermal budget and small thermally induced stress. 錯誤! 找不到參照來源。 shows that the various wavelengths, between 157~351 nm, can be obtained using different laser gas, and all excimer lasers are pulsed laser modes.

Laser gas F2 ArF KrCl KrF XeCl XeF

λ(nm) 157 193 222 248 308 351

Table 1-1 Different Excimer laser gases an d corresponding wavelengths

Fig. 1-2 shows that the average grain size is plotted as a function of the laser energy intensity. Samples prepared at room temperature and with low laser energy intensity were composed of small grains. With increasing laser en ergy density the average grain size increases and eventually reaches a maximum value. But when the energy density above maximum value, the grain size decreases to a constant value. According to the above, the optimal energy density is limited in a narrow r egion.

(15)

Figure 1-2 Average grain size vs laser intensity plot

Fig. 1-4 [8]shows the time dependence of Si-layer melt front profiles under excimer laser irradiation. It is assumed the whole Si layer was completely melted. As shown in this figure, the melting duration of the Si-layer is prolonged with increasing substrate temperature. The slope of the melt depth verses time graph decreases with increasing substrate temperature duri ng excimer laser annealing.

(16)

There are variable process parameters such as annealing ambient, laser duration, type of annealed films and substrate, which will affect the re-crystallized process. Besides, the physical parameters such as melting point, latent heat, thermal conductivity, density, specific heat, absorption coefficient, of annealed films must be serio us considered first.

In order to widen the laser annealing process window, the capping layer (Figure 1 -3) is used to reduce heat loss from a -Si surface and feedback the heat when the a -Si undergoes the solidifying situation. Moreover, capping light -sensitive layer can absorb more laser intensity and results to feedback more heat to prolong solidifying situation. And then we got better grain growth.

(17)

1.3. Position control grain growth

There are two issues for manufacturing poly -Si TFT by conventional ELA. One is small process window, and the other is that random nucleation results in uncontrollable grain boundary, then the TFT electrical properties are not uniform over the whole flat panel. The grain location is controlled in 1D by the lateral growth of the molten Si. Several modulated excimer laser annealing methods have been proposed to realize large grains, such as sequential super lat eral growth (SLG), selectively enlarging laser crystallization (SELAX)[9], continuous-wave (CW) laser lateral crystallization, phase-modulated excimer laser annealing (PMELA) [10], and so on. The grain size varies from 1 µm to 10 µm. To produce high performance TFTs, the channel is thus positioned parallel to the GBs, as shown in Figure 1.3(b). The field-effect electron mobility of TFTs approaches 400 cm2/Vs, and a rather high subthreshold swing is ob tained due to the presence of GBs. However, the number of these parallel grain boundarys varys from device to device, leading to large variations in the characteristics.

We focus on changing structure to provide lateral grain growth. T he μ-Czochralski (Figure 1-5)basically uses locally increased thickness of the a -Si film and geometric selection of grains through a vertical narrow constriction. The positions of the grains can be controlled by local melting/unmelting of the Si film.

(18)

Figure 1-5 (a) the fabrication process of the grain filter, (b) and (c) matrix -array grains by the grain filter method, (d) the crystallization process in a grain filter.

1.4. The Theory of Crystalli zation

The fraction of laser light absorbed by the specimen creates electrons that thermalize with a time constant 10-11ns. In this very short time the electrons will approach a thermal equilibrium with the lattice, and thus transfer a part of the deposite d energy to phonons. Eventually, heat propagates through the simple by phonon and charge carrier diffusion. In order to acquire detailed knowledge of processes such as laser -induced implantation annealing and phase transformation it is essential to underst and the evolution of the temperature distribution in time and space. A significant contribution was the early development of a model to describe the phase transformation of ion-implanted silicon in terms of liquid -phase epitaxy due to pulsed laser irradiat ion. In this model, the standard heat equation was modified to include laser light absorption. Numerical solutions gave access to the time -dependence of the sample temperature as a function of laser intensity and pulse length.

Cerny and Prikryl et al. review the essential models developed to account for

(19)

may exist and that phase changes occur between those phases (Figure 1-5).

Figure 1-6 Show two phases and the phase transformation region that latent heat occur

Moreover, the model includes the time -dependence of the position of the liquid -vapor interface. All phase changes are considered no n-equilibrium because of the speed of the crystallization process. Although some experimentally identified mechanisms are represented well in computational modeling, even advanced models cannot describe all experimental data. A good example is the phase -change process of a-Si where theory is still limited to homogeneous phase -change processes using the one -dimensional (1D) approximation and not taking into account nucleation effects. Furthermore, a mathematical model of non -equilibrium phase transitions in a binary system of semiconductor elements is presented [12].

The absorption processes believed to be important for semiconductors are direct excitation of lattice vibrations with sub -band-gap, excitation of nearly free carriers by absorption of sub-band gap light, electron -hole excitation, and metallic behavior due to free carriers generated by laser light. Generally, melting and solidification are driven by heat and mass transport. The transport can occur by means of heat cond uction and/or

(20)

diffusion in the liquid phase. A mathematical description of all relevant processes requires solving complex system of partial differential equations. In practice, this is difficult to do for phase-change problem. For this reason, simplified models are generally used that neglect less important factors and second order effects. The most popular approach is the thermal model for one -component system in one space dimensions, also known as Stefan ’s model.

G.D. Ivlev, and E.I. Gatskevich el (1998)[13] apply pyrometric measurements to obtain the epitaxial crystallization temperature of Si have been carried out for the (100), (110) and (111) crystallographic orientations of the laser irradiated surfaces of the samples. A ruby laser pulse duration was 10-7 s. Thermal radiation of melted Si was detected in green range of spectrum at the effective wavelength of 0 .53 μm. The experimental data obtained have been analyzed on the basis of a nonequilibrium model of laser-induced liquid–crystal phase transitions. The orientation dependence of the epitaxial crystallization seems to be similar to that for the laser amorphization .

(21)

velocity-versus-temperature values in Table 1.1

Table 1-2 Steady-state solidification (positive) and melting (negative) velocities as determined at each temperature using molecular -dynamics simulation.

According to John R. Ray and Mark D. Kluge et al study, we want to simplify th e grain growth model, and focus on only 1350K -1440K region. We assume grain growth only occurs in this region, and the latent heat influence the region, too. And in the following content, we ignore the nucleation effect and set the latent heat release regi on (1350K-1440K region), and set the maximum surface temperature 300 0℃(likeFigure 1-7).

(22)

1.5. Motivation

In this thesis, we divide full content into four chapters. In chapter 1, the introduction for LTPS technology, ELA methods and position -control methods are mentioned introduced. In chapter 2, we discuss the model idea and set heat flux simulation parameters and the simulation results for the capping layer effects. In chapter 3, we discuss trench-assisted position control we did. Then, we find the optimized capping layer thickness (for SiO2 and SiNx), the optimized condition of trench and estimate the

lateral grain growth size. In chapter 4, we would give a summary to the above result s and talks about the future works.

(23)

Chapter 2.

Simulation

2.1. Heat Transfer Equation

Heat transfer is defined as the movement of energy due to a temperature difference. It is characterized by the following three mechanism s, Conduction, Convection, and Radiation. Considering three mechanisms, we assume all laser energy is transferred into samples, and neglect the heat loss due to convection and radiation.

The mathematical model for heat transfer by conduction is the heat equation:

Quickly review the variables and quantities in this equatio n: T is the temperature.

ρis the density. C is the heat capacity. k is thermal conductivity. Q is a heat source or a heat sink.

(

)

T

C

k T

Q

t

   

(24)

2.2. Heat flux Simulation

The software we use to simulate the laser crystallization process is FEMLAB which is a interactive environment for modeling and solving many kinds of scientific and engineering problems based on partial differential equations (PDEs). One of the tools is heat transfer simulation, and we choose the mode – transient analysis but not the steady state because we would try to analyzing the full process of the laser crystallization. We define the mesh shape to be triangle illustrated in figure 2.1, and the mesh density increasing would add our simulation time and the precision of the results simultaneously. We set each time step to be 1ns and the total simulation time to be 800ns such that we could confirm the accuracy and the completeness of the results at the same time. The following example will illustrate a simple simulation about the laser crystallization.

(25)

0 0 x T x  , x 4 m 0 T x  , (Eq.2.1) 1.1 0 y m T y T y0 Ts 23℃ (Eq.2.2)

where T is the temperature and the Tsis the ambient temperature and the initial sample

temperature. The initial condition is

0 s 23 t s

T T  ℃ for all regions.An equation at

time t is , where c and κ are specific heat and thermal

conductivity, respectively. Q is the heat generation or loss rate per unit volume. [15]

We have neglected the effects of infrared light emission and absorption, and therefore heat generation is only coursed by the absorption of the excimer laser light. The absorption coefficient, α, is a wavelength dependent value, and we measured it by n&k analyzer. It also a temperature-dependent value but its change is not essential. We used a fixed value of 7×107

m-1 for α. The part of the laser light irradiation is represented as the following equation:

0( , ) exp( ( 0 ))

aborption T I t y yy (Eq.2.3)

where y0 is the position at the top of the α-Si film ,I0 is the light intensity irradiated to

the sample surface and T is the transition coefficient. We have assumed that I0 is a

square-like time dependence that takes a constant value from t=0s to t=25ns. We also considered the additional heat stored and released in the silicon film during the crystallization process. We set a temperature regime from 1350 K to 1440K for the latent

( ) T C k T Q t       

(26)

heat stored in the silicon film at t<25ns (during laser irradiation) and released at t>25ns (after laser irradiation). The value of latent heat is 3000J/cm3and other parameters such as specific heat, thermal conductivity…etc. were list in Table 2.1.

Figure 2-2 The structure for a simple simulation, the top layer is α-Si and the bottom layer is SiO2. The

(27)

Table 2-1 Thermal conductivity, specific heat and other parameters used in the simulation. The value of absorption coefficient was measured by n&k analyzer.

The simulation results includes the temperature curve of a particular point versus the time, the temperature curve of a particular line versus the time, the thermal distribution at a certain time, the contour lines of the temperature at a certain time and the heat flux at a certain time. The results we mentioned above will be illustrated in figure 2.3. From the temperature curve of a particular point versus the time we could understand the state of the silicon and from the contour lines of the temperature at a certain time and the heat flux at a certain time we could know the grain growth direction which is in the anti-direction of the heat flux. In 2.3 (b) there is no other special design, the laser energy tends to transfer to the substrate such that the grain would grow form the interface of two layers to the top surface vertically. In fi gure 2.3 (c) there exists a thermal platform region which represents the latent heat releasing during the liquid -phase Si transferring to solid-state Si. By analyzing figure 2.3(d) we could obtain a conclusion that after laser

(28)

irradiation (at 25ns) the mos t energy absorbed by the α-Si layer. With the time passing, the exceeding heat transfer to the bottom SiO2 layer and the temperature of the Si film

tends to be same in each depth due to the high thermal conductivity of Si. Four results above are useful tools to analyze the crystal lization process.

Figure 2-3 (a) Thermal distribution at a certain time = 800 ns, (b) the contour lines of the temperature and the heat flux at a certain time = 800ns (c) Temperature curve of a part icular point (1.5μm, 1.1μm) versus the time (d) Temperature curve of a particular line (along the red line in figure 2.2) versus the time (at 25ns, 55ns, 85ns and 115ns)

Moreover, according to our simulation model, we can extract two parameters. First, we

(a) (b)

573 K

(29)

the grain growth quality by this value.

Figure 2-4 (a) Temperature curve of a particular point versus the time (b) isothermal movement diagram in solidifying duration.

And the other parameter is the solid -liquid interface velocity. In Figure 2-4, the interface velocity can be calculated by recording the movement of S -L interface. Because the super lateral grain growth has sequent moving isothermals perpendicular to the sample surface, we can estimate the velocity conveniently.

(30)

2.3. Simulation Condition with SiO

2

Capping Layer

Because the process window of conventional ELA i s very small, capping layer on a-Si is usually used. We want to simulate this phenomen on and optimize the capping layer thickness.

Simulation condition:

The sample structure is like Figure2 -5, a-Si(100nm)/SiO2(1μm), and vary the thickness

of SiO2 capping layer from 0, 100, 200, 300, 400nm.Then change the ambient

temperature 300, 373, 473, 573, 673K, vary the thickness again.

Figure 2-5 the simple structure with SiO2 capping layer

(31)

Figure 2-7 the solidifying duration diagram with different SiO2 thickness and different a mbient

temperature

When KrF laser irradiates the sample (in Figure2 -6), only a-Si layer can absorb the laser energy, and then SiO2 store the heat energy from the melted Si. Subsequently, the SiO2

capping layer pass more heat energy to the solidifying sili con and prolongs the solidifying duration. There are two thermal effects :heat reservoir effect, and heat sink effect. The heat reservoir effect means the capping layer can impermanent accumulate the heat from the melted a -Si layer and later feedback the heat to prolong the solidifying duration. On the contrary, the heat sink effect means the capping layer with lager heat capacity and thermal conductivity stores the heat from the melted a -Si and subsequently feedbacks less even no heat to the solidifying silicon, and results in sharp temperature decreasing.

In Figure2-7, when the thickness of SiO2 CL is smaller than 100nm, the solidifying duration increases with the thickness of CL, but dec reases quickly. And we find the optimized thickness, 100nm. As long as we raise the ambient temperature, the solidifying decreasing trend can be moderated. The region I is dominated by the heat reservoir effect, while the region II is dominated by heat sin k effect.

(32)

2.4. Simulation Condition with SiN

x

Capping Layer

We want to simulate this phenomenon and optimize the capping layer thickness. Simulation condition:

The sample structure is like Figure2 -6, a-Si(100nm)/SiO2(1μm), and vary the thickness

of SiNx capping layer from 0, 100, 200, 300, 400nm.

Figure 2-8the simple structure with SiNx capping layer

(33)

Figure 2-10 the solidifying duration diagram with different SiO2 thickness

In Figure2-10, the solidifying duration increases with the thickness of SiNx CL. When

the thickness of SiNx is larger than 100nm the solidifying duration is still increasing.

And it has potential to obtain comparable solidifying d uration with capping SiO2 layer

with Ta=300℃ by increasing the thickness of SiNx. In a word, capping SiNx can obtain

higher solidifying duration at lower process temperature .

The heat capacity of SiNx (700 J/m3K) is smaller than SiO2 (987.124 J/m3K), and the

thermal conductivity of SiNx (20 J/mK) is larger than SiO2 (1.4 J/mK). When the

thickness of capping layer SiO2 is lager than 100nm, the heat sink effect dominate the

mechanism and the solidifying duration decrease with the thickness. Compared to the SiO2, the heat sink effect should influence the SiNx capping layer seriously. However,

the solidifying duration of SiNx is still increasing with the thickness over 100nm. There

is some mechanism compete the heat sink effect. Comparing with the SiO2 and SiNx

parameters, we find the absorption coefficient of SiNx (1.642×106 m-1) is much larger

than that of SiO2 (0 m-1). In a word, the SiNx can absorb KrF(248nm) laser energy but

SiO2 can’t. When KrF laser irradiates the sample (in Figure2-9), the SiNx and a-Si can

(34)

melted Si. Subsequently, the SiNx capping layer comparing with SiO2capping layer

hands over more heat energy to the solidifying silicon and prolongs the solidifying duration. This phenomenon dominates the mechanism with the increasing thickness of SiNx.

It is concluded that capping layer with higher absorption coefficient can decrease the heat sink effect and obtain l onger solidifying duration. And SiNx capping layer with

(35)

Chapter 3.

Simulation with Trench-Assisted

Position Control

Position control is an important technology for poly-Si TFT manufacturing. Now we want to simulate the trench -assisted position control method and optimize the condition, such as trench separation, trench depth, and thickness of SiO2 CL.

3.1. Find out the Smallest Separation between the

trenches and optimized trench depth

Find out the smallest separation between two trenches Simulation Conditions:

We set each trench 300nm width and 300nm depth in a-Si(100nm) / SiO2(1μm)

structure (Figure3-1(a)), and vary the separation between trenches :1μm, 2μ m(Figure3-1(b)),and let the samples irradiated 250mj/cm2 laser intensity from the a-Si surface.

(a) (b)

(36)

(a) (b)

Figure 3-2 (a)Temperature curve on the a -Si surface with 1μmseparationtrench(b)Temperature curve on

the a-Si surface with 2μmseparationtrench

In Figure 3-2 (a), we find that when the separation is 1μm, the temperature curve will not pull down so much that it seems has 1μm-width trench and create too many nuclei. And as long as the trench separation is larger than 2 μm (Figure 3-2 (b)), the nearby trenches do not affect each other. And we assume there is only on e nucleus in the trench that induces the lateral grain growth. In the following simulation, we all set the trench separation is 2μm.

Find out the optimized trench depth Simulation Conditions:

We set each trench 100nm width in a-Si(100nm) / SiO2(1um) structure (Figure3-3), and vary the depth:200, 300,400nm withthelaserenergydensity:100,150,200,250 mj/cm2

(37)

Figure 3-3 the structure for finding optimized trench depth

Table 3-1 the solidifying duration on the a -Si surface 2μm away from the trench with different trench depth and laser energy density.

In Table3-1, we find that the solidifying duration increasing with laser intensity. With considering let the a-Si surface temperature not over 3000℃,wechoosethedepth300nm. Andinthefollowingsimulation,weallsetthetrenchdepth300nm.

(38)

3.2. Simulation Trench-Assisted Position Control with

SiO

2

Capping Layer

As mentioned in 2.3, cappin g SiO2 layer can enhance the grain growth, in 3.2 we want to simulate the heat transfer in trench -assisted position control method and optimize the thickness of SiO2 capping layer.

Set Simulation Conditions:

We set the trench depth 300nm in a-Si(100nm) / SiO2(1μm) structure (Figure3-4), and vary the thickness of SiO2 capping layer :0,50,75,100,200, 300,400nm andthen, changetheambienttemperature:300,673K.AndwecanobtainFigure3-4.

(39)

Figure 3-5 the solidifying duration diagram with different SiO2 thickness

In Figure3-5, we can find that adding trench will lower the solidifying duration intensely and increasing the ambient temperature also can increase the solidifying duration. With and without trench both have optimized thickness of SiO2 capping layer,

about 100nm. When the thickness of SiO2 capping layer is over 100nm, the heat sink effect dominates the mechanism seriously.

(40)

3.3. Calculation of Solid -Liquid interface and Estimation

of Grain Size

By recording the 1350K isothermal movement (Figure 3-6), we can calculate the isothermal velocity, namely S-L interface velocity. We analyze 1350K-isothermal movement with different thickness at the ambient temperature 27℃ , and obtain

Figure3-6.In Figure3-6, when the thickness of SiO2 capping layer smaller than 200nm,

the solidifying duration decrease with the SiO2capping layer thickness. The heat

reservoir effect dominates the mechanism and slow the1350 -isothermal. Otherwise, when the thickness of SiO2 capping layer larger than 200nm, the solidifying duration

increase with the SiO2capping layer thickness. The heat sink effect dominates the

mechanism and speed the1350 -isothermal. The velocity ranges from 0.015~0.020 (μ

m/ns).It is proven (In Figure3-9, the real simulation result) that trench -assisted position

control method indeed induces lateral grain growth.

(41)

Figure 3-7 S-L interface velocity diagram at ambient temperature 27 ℃ withdifferentthicknessofSiO2

cappinglayer.

Figure 3-8 (a) Solidifying duration diagram, (b) S-L interface velocity diagram and(c)theestimationgrain sizediagramat ambient temperature 27℃

(a)

(b)

(42)

We multiply the solidifying duration and the S-L interface velocity to get the grain size estimation diagram. Comparing with the three plots, Figure3-7 (a) Solidifying duration diagram, (b) S-L interface velocity diagram and(c)theestimationgrainsizediagram at ambient temperature 27℃,we can obtain optimized the thickness of SiO2 capping layer

and the estimation of the grain size, 3um, induced by the trench to one side. In a word, we can obtain maximum grain size, 6um.

Besides, the heat sink effect dominates the Solidifying duration diagram and S-L interface velocity diagram at different thickness of SiO2 capping layer, 100nm and

200nm. However, the solidifying duration is a strong key parameter, so the optimized grain size is at 100nm-thickness.

(43)
(44)

Chapter 4.

Summary and Future Work

4.1. Summary

In this thesis we simulate the heat transf er inside the a-Si thin film. And by defining latent heat process region, the temperature distribution among the samples can be successfully measured.

In the following, in order to prolong the solidifying duration, the heat -retaining layer is utilized, such as SiO2 and SiN materials. By measuring the n&k of the c apping layer, the absorption(α) and transmittance(Τ) are concerned in the simulation. And we find that the thickness of SiO2 capping layer has an optimized value 100nm with and without

trench, and that of SiNx capping layer thicker than 100nm has better pe rformance on solidifying duration compared with the same thickness of SiO2capping layer.

Moreover, we simulated the trench -assisted ELA. And we find out its optimized trench depth, 300nm, and its smallest separation, 2μm. It is proved that trench-assisted ELA can induce lateral grain growth by observing the isothermal diagram. By recording the movement of the 1350K isothermals, we can calculate the isothermal moving velocity, namely solid-liquid interface velocity. Finally, we can estimate the grain size f rom a trench to one side is about 3 μm for an optimized condition. In a word, utilizing a trench can induce about 6μm lateral grain growth.

(45)

4.2. Future Work

First, we may involve the temperature dependent Cp(T) and K(T) in our simulation to describe the latent heat closely to heat transfer in the model.

Second, we can simulate the heat transfer in other device structure.

Finally, we can testify and optimize other capping materials on a -Si as long as we have enough parameters.

(46)

Reference

[1] P. K. Weimer, “The TFT -- a new thin film transistor,” Electron Devices, IRE Transaction, p. 421, 1961.

[2] T. P. Brody, J. A. Asars, and G. D. Dixon, ”A 6 x 6 inch 20 lines-per-inch liquid

crystal display panel,” Electron Devices, IEEE Transactions, vol. 20, p. 995, 1973.

[3] P. G. LeComber, W. E. Spear, and A. Ghaith, “ Amorphous-silicon field-effect

devices and possible applications ,” Electron. Letter, vol. 15, p. 179, 1979.

[4] G. Harbeke, L. Krausbauer, E. F. Steigmeier, A. E. Widmer, H. Kappert, and G. Neugelbauer, “High quality polysilicon by amorphous low pressure chemical

vapor deposition,” Applied Physics Letters, vol. 42, p. 249, 1983.

[5] A.T. Voutsas, M.K. Hatalis, “ Structure of As-Deposited LPCVD Silicon Films at

Low Deposition Temperatures and Pressures .” J. Electrochem, Soc. 139 (1992)

2659.

[6] A.T. Voutsas, M.K. Hatalis, “ Deposition and Crystallization of A -Si Low

Pressure Chemically Vapor Deposited Films Obtained by Low Temperature Pyrolysis of disilane,” J. Electrochem, Soc. 140 (1993) 871.

[7] A.T. Voutsas, M.K. Hatalis, “Structural characteristics of As -deposited and

Crystallized Mixed-Phase Silicon Films,” J. Electrochem, Soc. 23 (1994) 319.

[8] H. Kuriyama, S. Kiyama, S. Noguchi, T. Kuwahara, S. Ishida, T. Nohda, K. Sano,H. Iwata, H. Kawata, M. Osumi, S. Tsuda, S. Nakano and Y. Kuw ano, “Enlargement

(47)

“Performance of Poly -Si TFTs Fabricated by SELAX ,” IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 51, NO. 6, JUNE 2004 [10] Masakiyo Matsumura, Chang -Ho Oh, “Advanced excimer-laser annealing

process for quasi single-crystal silicon thin-film devices ,” Thin Solid Films 337

(1999) 123-128

[11] R. Cerny, V. Vydra , P. Prikryl , I. Ulrych , j. Kocka c, K.M.A. E1-Kader ,Z. Chvoj , V. Chfib, “Theoretical and experimental studies of a -Si:H recrystallization by

XeC1 excimer laser irradiation ,” Applied Surface Science 86 (1995) 359 -363.

[12] R. Cerny, P. Prˇikryl, “Non-equilibrium model of laser -induced phase change

processes in amorphous silicon thin films ,” Physical Review B, Vol57, 1, 1998.

[13] G.D. Ivlev, E.I. Gatskevich, “Solidification temperature of silicon surface layer

melted by pulsed laser irradiation,” Applied Surface Science 143 , 265–271,

1999.

[14] John R. Ray, Mark D. Kluge , “Velocity versus temperature relation for

solidification and melting of Si A molecular-dynamics study ,” Physics Review

B, Vol 39, No3, 1989.

[15] Wen-Chang Yeh, and Masakiyo Matsumura “Numerical Calculation of

Excimer-Laser-Induced Lateral-Crystallization of Silicon Thin -Films,” JJAP,

數據

Figure 1-1 Methods for manufacture Poly-Si thin film.
Fig. 1-2  shows  that  the  average  grain  size  is plotted  as  a  function  of  the  laser  energy intensity
Fig. 1-4 [8]shows  the  time  dependence of  Si-layer  melt  front  profiles  under excimer laser irradiation
Figure 1-4 Sample structure with capping layer deposited on a-Si
+7

參考文獻

相關文件

Microphone and 600 ohm line conduits shall be mechanically and electrically connected to receptacle boxes and electrically grounded to the audio system ground point.. Lines in

The PLCP Header is always transmitted at 1 Mbit/s and contains Logical information used by the PHY Layer to decode the frame. It

To reduce the leakage current related higher power consumption in highly integrated circuit and overcome the physical thickness limitation of silicon dioxide, the conventional SiO

To reduce the leakage current related higher power consumption in highly integrated circuit and overcome the physical thickness limitation of silicon dioxide, the conventional SiO 2

Phase diagram of water.. •

Schematic phase diagram of high-Tc superconductors showing hole doping right side and electron doping left side.. The common Features in

With the aid of a supply - demand diagram, explain how the introduction of an effective minimum wage law would affect the wage and the quantity of workers employed in that

Step 3: : : :模擬環境設定 模擬環境設定 模擬環境設定 模擬環境設定、 、 、 、存檔與執行模擬 存檔與執行模擬