[PDF] Top 20 Design and implementation of a highly efficient VLSI architecture for discrete wavelet transform
Has 10000 "Design and implementation of a highly efficient VLSI architecture for discrete wavelet transform" found on our website. Below are the top 20 most common "Design and implementation of a highly efficient VLSI architecture for discrete wavelet transform".
Design and implementation of a highly efficient VLSI architecture for discrete wavelet transform
... Compared to the general folded architecture which folds all t h e computatiorls into one filter bank, our folded two- filter-bank architecture can achieve high th[r] ... See full document
4
An efficient VLSI implementation of the discrete wavelet transform using embedded instruction codes for symmetric filters
... concept of EIC employs the simply built-in instruction, to command the PALU for the 1-D DWT/IDWT ...1-D architecture is made up of EIC, we put the 2-D DWT into practice with separable ... See full document
8
Design and Analysis of Pipelined Discrete Wavelet Transform Architectures
... Daubechies and Feauveau proposed using the biorthogonal 9/7 wavelet for lossy compression ...symmetry of the biorthogonal 9/7 filters and the fact that they are almost orthogonal [2] ... See full document
10
Flipping structure: an efficient VLSI architecture for lifting-based discrete wavelet transform
... inverses of the lifting coefficients exactly for releasing the timing ...problem of multipliers can be prevented by setting all the multiplier coefficients to be smaller than ...precision of ... See full document
10
An Efficient Architecture for Two-Dimensional Discrete Wavelet Transform
... by a filter followed by a two-folded ...out of every two samples at the filter output, causing poor hardware ...different design techniques to enhance its ...even-ordered and ... See full document
10
Analysis and VLSI architecture for 1-D and 2-D discrete wavelet transform
... use of Verilog-XL and synthesized into gate-level netlists by Synopsys Design Compiler with standard cells from Artisan ...comparison and synthesis results are shown in Table I, where the ... See full document
12
Memory analysis and architecture for two-dimensional discrete wavelet transform
... amount of the frame memory access and the die area occupied by the embedded internal buffer are the most critical is- sues for the implementation of two-dimensional discrete ... See full document
4
On-Chip Memory Optimization Scheme for VLSI Implementation of Line-Based Two-Dimentional Discrete Wavelet Transform
... Summary of Round-Off-Error Analysis: In summary, noise power gains can be obtained with the DWT filter ...hardware architecture. The model of single level 2-D DWT can be obtained by cascading the 1-D ... See full document
9
An Efficient Pipeline Architecture and Memory Bit-Width Analysis for Discrete Wavelet Transform of the 9/7 Filter for JPEG 2000
... results of JPEG 2000 coding with different memory bit-widths in 2-D ...used for the lossy compression of JPEG2000, a portion of compressed data would be discarded after performing EBCOT ... See full document
9
A high-performance and memory-efficient pipeline architecture for the 5/3 and 9/7 discrete wavelet transform of JPEG2000 codec
... RAM-based architecture to optimize the internal memory size for the 2-D DWT with the line-based method ...recursive and dual scan architectures to implement the 2-D DWT performing the multilevel ... See full document
14
A Tree-Block Scheduling Architecture for Separable 2-D Inverse Discrete Wavelet Transform
... proposed a tree-block scheduling scheme for 2-D separable ...advantage of this scheme is that the required buffers stored the temporary subband can be greatly reduced because wavelet ... See full document
8
Architecture design of shape-adaptive discrete cosine transform and its inverse for MPEG-4 video coding
... The implementation result shows that the proposed architec- tures have fewer gate counts than other existing architectures while having comparable or higher ...SA-DCT and SA-IDCT ar- chitectures have better ... See full document
12
A memory-efficient realization of cyclic convolution and its application to discrete cosine transform
... the implementation of the DA-based architectures [2], [7]–[9], ...Most of the DA-based designs exploit some memory reduction techniques such as the partial sum techniques and the offset binary ... See full document
9
An efficient VLSI architecture of 1-D lifting discrete wavelet transform
... Institute of Electronics, Information, and Communication Engineers.. NII-Electronic Library Service..[r] ... See full document
6
Design of an Efficient VLSI Architecture for 2-D Discrete Wavelet Transforms
... To explore how our proposed architecture works, we use a computation-schedule table to illustrate three levels of separable 2-D DWT computations for an N x N image a[r] ... See full document
6
A programmable VLSI architecture for 2-D discrete wavelet transform
... In this paper, we present a parallel-processing VLSI architecture to compute the programmable 2-D DWT, including various wavelet filter lengths and various wavelet transfo[r] ... See full document
4
An efficient architecture for two-dimensional discrete wavelet transform
... The advantages of the proposed architecture are the near 100% hardware utilization, fast computation time, regular data flow, and low complexity control circuit, making this desi[r] ... See full document
4
VLSI architecture for discrete wavelet transform based on B-spline factorization
... Two polyphase decomposition types The main advantage of the B-spline factorized architec- tures is that possibly fewer multipliers are required than the convolution and lif[r] ... See full document
5
Efficient VLSI architecture for 2-D inverse discrete wavelet transforms
... The architecture is designed based on a computation-schedule scheme to process the input signals in real-time, and uses two efficient filter structures to minimize the[r] ... See full document
4
A block-based architecture for lifting scheme discrete wavelet transform
... FPGA Implementation To realize the proposed architecture, ALTERA EPXA10 Development Board (ALTERA TM EXCALIBUR TM EPXA 10F1020C2) was ...chitecture of the embedded stripe and the interfaces to ... See full document
10
相關主題