[PDF] Top 20 PMOS-based power-rail ESD clamp circuit with adjustable holding voltage controlled by ESD detection circuit
Has 10000 "PMOS-based power-rail ESD clamp circuit with adjustable holding voltage controlled by ESD detection circuit" found on our website. Below are the top 20 most common "PMOS-based power-rail ESD clamp circuit with adjustable holding voltage controlled by ESD detection circuit".
PMOS-based power-rail ESD clamp circuit with adjustable holding voltage controlled by ESD detection circuit
... V voltage pulse with a rise time of 5 ns is applied to the V DD node while the V SS node was grounded to simulate the fast-rising edge of the HBM ESD event, as shown in ...proposed circuit is ... See full document
7
Capacitor-Less Design of Power-Rail ESD Clamp Circuit With Adjustable Holding Voltage for On-Chip ESD Protection
... the voltage of node A is ...the voltage of node B low enough to turn on the pMOS transistor due to the voltage drop on the resistor ...the ESD-transient detection circuit ... See full document
11
Resistor-Less Design of Power-Rail ESD Clamp Circuit in Nanoscale CMOS Technology
... of Power-Rail ESD Clamp Circuit in Nanoscale CMOS Technology Chih-Ting Yeh, Student Member, IEEE, and Ming-Dou Ker, Fellow, IEEE Abstract—A resistor-less power-rail ... See full document
8
New Low-Leakage Power-Rail ESD Clamp Circuit in a 65-nm Low-Voltage CMOS Process
... AIL ESD C LAMP C IRCUIT To efficiently turn on the power-rail ESD clamp circuit during ESD stresses and to completely keep it off under normal circuit operating ... See full document
10
Power-Rail ESD Clamp Circuit With Ultralow Standby Leakage Current and High Area Efficiency in Nanometer CMOS Technology
... AIL ESD C LAMP C IRCUIT A. Circuit Schematic The new proposed power-rail ESD clamp circuits of the ultralow standby leakage are shown in ...tively, with p- and n-type ... See full document
9
Design of Power-Rail ESD Clamp Circuit With Ultra-Low Standby Leakage Current in Nanoscale CMOS Technology
... ultra-low-leakage power-rail ESD clamp circuit is shown in ...main ESD clamping device ...BJTs with regenerative feedback loop, with a low holding ... See full document
9
Area-Efficient ESD-Transient Detection Circuit With Smaller Capacitance for On-Chip Power-Rail ESD Protection in CMOS ICs
... VDD power-on voltage waveform has a rise time on the order of milliseconds and an amplitude of VDD operation ...normal power-on conditions, the coupling potential on node A is too weak to turn on the ... See full document
5
Design of 2xVDD-Tolerant Power-Rail ESD Clamp Circuit With Consideration of Gate Leakage Current in 65-nm CMOS Technology
... the ESD detection circuit and the substrate-triggered current, which flows into the SCR device under the 0- to 5-V ESD-like transition on ...low voltage level compared with the ... See full document
6
High Area-Efficient ESD Clamp Circuit With Equivalent RC-Based Detection Mechanism in a 65-nm CMOS Process
... B. Power-Rail ESD Clamp Circuit With Smaller Capacitance A power-rail ESD clamp circuit with smaller capacitance that adopts the ... See full document
8
New Design of 2 x VDD-Tolerant Power-Rail ESD Clamp Circuit for Mixed-Voltage I/O Buffers in 65-nm CMOS Technology
... VDD-tolerant power-rail electrostatic discharge (ESD) clamp circuit realized with only thin gate oxide 1-V (1 × VDD) devices and a silicon-controlled rectifier (SCR) as ... See full document
5
Metal-layer capacitors in the 65 nm CMOS process and the application for low-leakage power-rail ESD clamp circuit
... chip with a 65 nm CMOS ...stand-alone PMOS and NMOS capacitors were also included in the test ...RC-based ESD-detection circuit, power-rail ESD clamp ... See full document
7
On the Design of Power-Rail ESD Clamp Circuits With Gate Leakage Consideration in Nanoscale CMOS Technology
... the ESD-transient detection circuit is added with diode string to adjust its holding ...the ESD clamp nMOS transistor is drawn in BigFET layout style without silicide ... See full document
9
Design on power-rail ESD clamp circuit for 3.3-V I/O interface by using only 1-V/2.5-V low-voltage devices in a 130-nm CMOS process
... compared with the proposed design of this work instead of diode strings in ...proposed power-rail ESD clamp circuit is to enhance the turn-on speed of ESD clamp ... See full document
7
Investigation and Design of On-Chip Power-Rail ESD Clamp Circuits Without Suffering Latchup-Like Failure During System-Level ESD Test
... Abstract—On-chip power-rail electrostatic discharge (ESD) protection circuit designed with active ESD detection func- tion is the key role to significantly improve ... See full document
13
Investigation on NMOS-based power-rail ESD clamp circuits with gate-driven mechanism in a 0.13-mu m CMOS technology
... fast power-on condition, BFET2 would induce the latch-on phenome- non if the fast transient noises applied on the VDD ...lower voltage le- vel or the huge conducting current from VDD to VSS will be ob- ... See full document
10
Failure of on-chip power-fall ESD clamp circuits during system-level ESD test
... system-level ESD test with ESD voltage of -200V, latchup-like failure can be founded in the power-rail ESD clamp circuit with NMOS+PMOS ... See full document
2
Design of high-voltage-tolerant power-rail ESD clamp circuit in low-voltage CMOS processes
... A new high-voltage-tolerant power-rail electrostatic discharge (ESD) clamp circuit with a special ESD detection circuit realized with only IxVDD devices for 3xVDD-tolerant mixed-voltage [r] ... See full document
2
Power-Rail ESD Clamp Circuit With Diode-String ESD Detection to Overcome the Gate Leakage Current in a 40-nm CMOS Process
... traditional power- rail ESD clamp circuit and design A is due to a high trigger current flowing through M p ...solved by increasing M p width, at the expense of adding more ... See full document
8
The impact of low-holding-voltage issue in high-voltage CMOS technology and the design of latchup-free power-rail ESD clamp circuit for LCD driver ICs
... high ESD ro- bustness, the latchup issue in high-voltage CMOS ICs becomes ...measured voltage wave- forms of a high-voltage FOD device under TLU test with posi- tive and negative ... See full document
9
ESD protection design with on-chip ESD bus and high-voltage-tolerant ESD clamp circuit for mixed-voltage I/O buffers
... granted with 129 ...applications with TFT technology, and biomimetic circuits and systems for intelligent prosthesis ...circuits by hundreds of design houses and semiconductor companies in the ... See full document
8
相關主題